

C8051F206 C8051F220/1/6 C8051F230/1/6

Mixed-Signal 8KB ISP FLASH MCU Family

ANALOG PERIPHERALS

- SAR ADC

- 12-bit Resolution ('F206)
- 8-Bit Resolution ('F220/1/6)
- $\pm 1/4$ LSB INL (8-bit) and ± 2 LSB INL (12-bit)
- Up to 100ksps
- Up to 32 Channel Input Multiplexer; Each Port I/O Pin can be an ADC Input

- Two Comparators

- 16 Programmable Hysteresis States
- Configurable to Generate Interrupts or Reset
- VDD Monitor and Brown-out Detector

ON-CHIP JTAG DEBUG

- On-Chip Debug Circuitry Facilitates Full Speed, Nonintrusive In-system Debug (No Emulator Required!)
- Provides Breakpoints, Single-Stepping, Watchpoints, Stack Monitor
- Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets
- Complete, Low Cost Development Kit: \$99

HIGH SPEED 8051 µC Core

- Pipe-lined Instruction Architecture; Executes 70% of Instructions in 1 or 2 System Clocks
- Up to 25MIPS Throughput with 25MHz Clock
- Expanded Interrupt Handler

MEMORY

- 256 Bytes Internal Data RAM
- 1024 Bytes XRAM (available on 'F206/226/236)
- 8k Bytes FLASH; In-System Programmable in 512 byte Sectors

DIGITAL PERIPHERALS

- Four byte wide Port I/O; All are 5V tolerant
- Hardware UART and SPI bus
- 3 General Purpose 16-Bit Counter/Timers
- Dedicated Watch-Dog Timer
- Bi-directional Reset
- System Clock: Internal Programmable Oscillator, External Crystal, External RC, or External Clock

SUPPLY VOLTAGE2.7V to 3.6V

- Typical Operating Current: 10mA @ 25MHz
- Multiple Power Saving Sleep and Shutdown Modes (48-Pin TQFP and 32-Pin LQFP Version Available) Temperature Range: -40°C to +85°C






TABLE OF CONTENTS

1.	SYSTEM OVERVIEW	5
	Table 1.1.1. Product Selection Guide	
	Figure 1.1. C8051F206, C8051F220 and C8051F226 Block Diagram (48 TQFP)	7
	Figure 1.2 C8051F221 Block Diagram (32 LQFP)	
	Figure 1.3 C8051F230 and C8051F236 Block Diagram (48 TQFP)	
	Figure 1.4 C8051F231 Block Diagram (32 LQFP)	10
	1.1. CIP-51 TM Microcontroller Core	11
	Figure 1.5. Comparison of Peak MCU Throughputs	11
	Figure 1.6. On-Board Clock and Reset	12
	1.2. On-Board Memory	13
	Figure 1.7. On-Board Memory Map	13
	1.3. JTAG	14
	Figure 1.8. Debug Environment Diagram	14
	1.4. Digital/Analog Configurable I/O	15
	Figure 1.9. Port I/O Functional Block Diagram	15
	1.5. Serial Ports	15
	1.6. Analog to Digital Converter	16
	Figure 1.10. ADC Diagram	16
	1.7. Comparators	
	Figure 1.11. Comparator Diagram	17
2.	ABSOLUTE MAXIMUM RATINGS*	18
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	
4.	PINOUT AND PACKAGE DEFINITIONS	
ч.	Table 4.1 Pin Definitions	
	Figure 4.1 TQFP-48 Pin Diagram	
	Figure 4.2 LQFP-32 Pin Diagram	
	Figure 4.3 TQFP-48 Package Drawing	
	Figure 4.4 LQFP-32 Package Drawing	
5.	ADC (8-Bit, C8051F220/1/6 Only)	
3.	Figure 5.1. 8-Bit ADC Functional Block Diagram	
	5.1. Analog Multiplexer and PGA	
	5.1. Analog Multiplexer and FOA	
	Figure 5.2. 12-Bit ADC Track and Conversion Example Timing	
	Figure 5.2. 12-Dit ADC Track and Conversion Example Timing	
	Figure 5.4. ADC0CF: ADC Configuration Register (C8051F220/1/6)	
	Figure 5.5. ADC0CP: ADC Control Register (C8051F220/1/0)	
	Figure 5.6. ADC0CH: ADC Control Register (C8051F220/1/0)	
	5.3. ADC Programmable Window Detector	
	Figure 5.7. ADC0GTH: ADC Greater-Than Data Register (C8051F220/1/6)	
	Figure 5.8. ADC0LTH: ADC Less-Than Data Register (C80511220/1/6)	
	Figure 5.9. 8-Bit ADC Window Interrupt Examples	
	Table 5.1. 8-Bit ADC Electrical Characteristics.	
6.	ADC (12-Bit, C8051F206 Only).	
υ.	Figure 6.1. 12-Bit ADC Functional Block Diagram	
	6.1. Analog Multiplexer and PGA	
	6.2. ADC Modes of Operation	
	Figure 6.2. 12-Bit ADC Track and Conversion Example Timing	
	Figure 6.2. 12-Dit ADC Track and Conversion Example Timing Figure 6.3. AMX0SL: AMUX Channel Select Register (C8051F220/1/6 and C8051F206)	
	Figure 6.4. ADC0CF: ADC Configuration Register (C8051F220/1/6 and C8051F206)	
	Figure 6.5. ADC0CN: ADC Control Register (C8051F220/1/6 and C8051F206)	
	Figure 6.6. ADC0H: ADC Data Word MSB Register (C8051F206)	



	Figure 6.7. ADC0L: ADC Data Word LSB Register (C8051F206)	
	6.3. ADC Programmable Window Detector	
	Figure 6.8. ADC0GTH: ADC Greater-Than Data High Byte Register (C8051F206)	
	Figure 6.9. ADC0GTL: ADC Greater-Than Data Low Byte Register (C8051F206)	
	Figure 6.10. ADC0LTH: ADC Less-Than Data High Byte Register (C8051F206)	
	Figure 6.11. ADC0LTL: ADC Less-Than Data Low Byte Register (C8051F206)	39
	Figure 6.12. 12-Bit ADC Window Interrupt Examples, Right Justified Data	40
	Figure 6.13. 12-Bit ADC Window Interrupt Examples, Left Justified Data	41
	Table 6.1. 12-Bit ADC Electrical Characteristics (C8015F206 only)	42
7.	VOLTAGE REFERENCE (C8051F220/1/6)	.43
	Figure 7.1. Voltage Reference Functional Block Diagram	
	Figure 7.2. REF0CN: Reference Control Register	
	Table 7.1. Reference Electrical Characteristics	
8.	COMPARATORS	
0.	Figure 8.1. Comparator Functional Block Diagram	
	Figure 8.2. Comparator Hysteresis Plot	
	Figure 8.3. CPT0CN: Comparator 0 Control Register	
	Figure 8.4. CPT1CN: Comparator 1 Control Register	
	Table 8.1. Comparator Electrical Characteristics	
0		
9.	CIP-51 MICROCONTROLLER	
	Figure 9.1. CIP-51 Block Diagram	
	9.1. INSTRUCTION SET	
	Table 9.1. CIP-51 Instruction Set Summary	
	9.2. MEMORY ORGANIZATION	
	Figure 9.2. Memory Map	
	9.3. SPECIAL FUNCTION REGISTERS.	
	Table 9.2. Special Function Register Memory Map	
	Table 9.3. Special Function Registers	
	Figure 9.3. SP: Stack Pointer	
	Figure 9.4. DPL: Data Pointer Low Byte	
	Figure 9.5. DPH: Data Pointer High Byte	
	Figure 9.6. PSW: Program Status Word	
	Figure 9.7. ACC: Accumulator	
	Figure 9.8. B: B Register	
	9.4. INTERRUPT HANDLER	
	Table 9.4. Interrupt Summary	
	Figure 9.9. IE: Interrupt Enable	
	Figure 9.10. IP: Interrupt Priority	
	Figure 9.11. EIE1: Extended Interrupt Enable 1	
	Figure 9.12. EIE2: Extended Interrupt Enable 2	
	Figure 9.13. EIP1: Extended Interrupt Priority 1	
	Figure 9.14. EIP2: Extended Interrupt Priority 2	
	9.5. Power Management Modes	
	Figure 9.15. PCON: Power Control Register	
10.	FLASH MEMORY	.75
	10.1. Programming The Flash Memory	75
	Table 10.1. FLASH Memory Electrical Characteristics	
	10.2. Non-volatile Data Storage	76
	10.3. Security Options	76
	Figure 10.1. Flash Program Memory Security Bytes	
	Figure 10.2. PSCTL: Program Store RW Control	
	Figure 10.3. FLSCL: Flash Memory Timing Prescaler	
	Figure 10.4. FLACL: Flash Access Limit	
11.	ON-BOARD XRAM (C8051F226/236/206)	



	Figure 11.1. EMIOCN: External Memory Interface Control	
12.	RESET SOURCES	.81
	Figure 12.1. Reset Sources Diagram	81
	12.1. Power-on Reset	82
	12.2. Software Forced Reset	82
	Figure 12.2. VDD Monitor Timing Diagram	82
	12.3. Power-fail Reset.	82
	12.4. External Reset	83
	12.5. Missing Clock Detector Reset	83
	12.6. Comparator 0 Reset	83
	12.7. Watchdog Timer Reset	
	Figure 12.3. WDTCN: Watchdog Timer Control Register	
	Figure 12.4. RSTSRC: Reset Source Register	
	Table 12.1. VDD Monitor Electrical Characteristics	
13.	OSCILLATOR	
10.	Figure 13.1. Oscillator Diagram	
	Figure 13.2. OSCICN: Internal Oscillator Control Register	
	Table 13.1. Internal Oscillator Electrical Characteristics	
	Figure 13.3. OSCXCN: External Oscillator Control Register	
	13.1. External Crystal Example	
	13.2. External RC Example	
	13.3. External Capacitor Example	
14	PORT INPUT/OUTPUT	
14.		
	14.1. Port I/O Initialization	
	Figure 14.1. Port I/O Functional Block Diagram	
	Figure 14.2. Port I/O Cell Block Diagram.	
	Figure 14.3. PRT0MX: Port I/O MUX Register 0	
	Figure 14.4. PRT1MX: Port I/O MUX Register 1	
	Figure 14.5. PRT2MX: Port I/O MUX Register 2	
	14.2. General Purpose Port I/O	
	Figure 14.6. P0: Port0 Register	
	Figure 14.7. PRT0CF: Port0 Configuration Register	
	Figure 14.8. P0MODE: Port0 Digital/Analog Input Mode	
	Figure 14.9. P1: Port1 Register	
	Figure 14.10. PRT1CF: Port1 Configuration Register	
	Figure 14.12. PRT1IF: Port1 Interrupt Flag Register	
	Figure 14.13. P2: Port2 Register	
	Figure 14.14. PRT2CF: Port2 Configuration Register	
	Figure 14.15. P2MODE: Port2 Digital/Analog Input Mode	
	Figure 14.16. P3: Port3 Register*	
	Figure 14.17. PRT3CF: Port3 Configuration Register*	
	Figure 14.18. P3MODE: Port3 Digital/Analog Input Mode*	
	Table 14.1. Port I/O DC Electrical Characteristics.	
15.	SERIAL PERIPHERAL INTERFACE BUS	101
	Figure 15.1. SPI Block Diagram	101
	Figure 15.2. Typical SPI Interconnection	102
	15.1. Signal Descriptions	102
	15.2. Operation	103
	Figure 15.3. Full Duplex Operation	
	15.3. Serial Clock Timing	104
	Figure 15.4. Data/Clock Timing Diagram	104
	15.4. SPI Special Function Registers	
	Figure 15.5. SPI0CFG: SPI Configuration Register	
	Figure 15.6. SPI0CN: SPI Control Register	



	Figure 15.7. SPI0CKR: SPI Clock Rate Register	.107
	Figure 15.8. SPI0DAT: SPI Data Register	
16.	UART	
	Figure 16.1. UART Block Diagram	
	16.1. UART Operational Modes	
	Table 16.1. UART Modes	
	Figure 16.2. UART Mode 0 Interconnect	.109
	Figure 16.3. UART Mode 0 Timing Diagram	.109
	Figure 16.4. UART Mode 1 Timing Diagram	.110
	Figure 16.5. UART Modes 1, 2, and 3 Interconnect Diagram	
	Figure 16.6. UART Modes 2 and 3 Timing Diagram	.111
	16.2. Multiprocessor Communications	
	Figure 16.7. UART Multi-Processor Mode Interconnect Diagram	
	Table 16.2. Oscillator Frequencies for Standard Baud Rates	
	Figure 16.8. SBUF: Serial (UART) Data Buffer Register	
	Figure 16.9. SCON: Serial Port Control Register	
17.	TIMERS	115
	17.1. Timer 0 and Timer 1	.115
	Figure 17.1. T0 Mode 0 Block Diagram	
	Figure 17.2. T0 Mode 2 Block Diagram	
	Figure 17.3. T0 Mode 3 Block Diagram	
	Figure 17.4. TCON: Timer Control Register	
	Figure 17.5. TMOD: Timer Mode Register	
	Figure 17.6. CKCON: Clock Control Register	
	Figure 17.7. TL0: Timer 0 Low Byte	
	Figure 17.8. TL1: Timer 1 Low Byte	
	Figure 17.9. TH0: Timer 0 High Byte	
	Figure 17.10. TH1: Timer 1 High Byte	
	17.2. Timer 2	
	Figure 17.11. T2 Mode 0 Block Diagram	
	Figure 17.12. T2 Mode 1 Block Diagram	
	Figure 17.13. T2 Mode 2 Block Diagram	
	Figure 17.14. T2CON: Timer 2 Control Register Figure 17.15. RCAP2L: Timer 2 Capture Register Low Byte	
	Figure 17.15. RCAP2L: Timer 2 Capture Register High Byte	
	Figure 17.10. RCAT211. Timer 2 Capture Register Tigin Byte Figure 17.17. TL2: Timer 2 Low Byte	
	Figure 17.18. TH2: Timer 2 High Byte	
10		129
10.		
	Figure 18.1. IR: JTAG Instruction Register 18.1. Flash Programming Commands	
	Figure 18.2 FLASHCON: JTAG Flash Control Register	
	Figure 18.2 FLASHCON: JTAG Flash Control Register	
	Figure 18.9. FLASHADK. JTAG Flash Address Register	
	Figure 18.5. FLASHDAT: JTAG Flash Data Register	
	18.2. Boundary Scan Bypass and ID Code	
	Figure 18.6. DEVICEID: JTAG Device ID Register	
	18.3. Debug Support	
	10.5. Dooug Support	. 1

1. SYSTEM OVERVIEW

The C8051F2xx is a family of fully integrated, mixed-signal System on a Chip MCU's available with a true 8-bit multi-channel ADC ('F220/1/6 and 'F206), or without an ADC ('F230/1/6). Each model features an 8051-compatible microcontroller core with 8kbytes of FLASH memory. There are also UART and SPI serial interfaces implemented in hardware (not "bit-banged" in user software). Products in this family feature 22 or 32 general



purpose I/O pins, some of which can be used for assigned digital peripheral interface. Any pins may be configured for use as analog input to the analog-to-digital converter ('F220/1/6 and 'F206 only). (See the Product Selection Guide in Table 1.1.1 for a quick reference of each MCUs' feature set.)

Other features include an on-board VDD monitor, WDT, and clock oscillator. On-board FLASH memory can be reprogrammed in-circuit, and may also be used for non-volatile data storage. Integrated peripherals can also individually shut down any or all of the peripherals to conserve power. All parts have 256 bytes of SRAM. Also, an additional 1024 bytes of RAM is available in the 'F226/'F236.


On-board JTAG debug support allows *non-intrusive* (uses no on-chip resources), *full speed, in-circuit debug using the production MCU installed in the final application*. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional when emulating using JTAG.

Each MCU is specified for 2.7V to 3.6V operation over the industrial temperature range (-45C to +85C) and is available in the 48-pin TFQP and 32-pin LFQP. The Port I/Os are tolerant for input signals up to 5V.

Part Number	MIPS (Peak)	FLASH Memory	RAM	IdS	UART	Timers (16-bit)	Digital Port I/O's	ADC Resolution (bits)	ADC Max Speed (ksps)	ADC Inputs	Voltage Comparators	Package
C8051F206	25	8k	1280	\checkmark	\checkmark	3	32	12	100	32	2	48TQFP
C8051F220	25	8k	256	\checkmark	\checkmark	3	32	8	100	32	2	48TQFP
C8051F221	25	8k	256	\checkmark	\checkmark	3	22	8	100	22	2	32LQFP
C8051F226	25	8k	1280	\checkmark	\checkmark	3	32	8	100	32	2	48TQFP
C8051F230	25	8k	256	\checkmark	\checkmark	3	32	-	-	-	2	48TQFP
C8051F231	25	8k	256	\checkmark	\checkmark	3	22	-	-	-	2	32LQFP
C8051F236	25	8k	1280	\checkmark	\checkmark	3	32	-	-	-	2	48TQFP

 Table 1.1.1. Product Selection Guide












Figure 1.2 C8051F221 Block Diagram (32 LQFP)








Figure 1.3 C8051F230 and C8051F236 Block Diagram (48 TQFP)








Figure 1.4 C8051F231 Block Diagram (32 LQFP)



1.1. CIP-51TM Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F206, C8051F220/1/6 and C8051F230/1/6 utilize Cygnal's proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51TM instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The core contains the peripherals included with a standard 8052, including three 16-bit counter/timers, a full-duplex UART, 256 bytes of internal RAM, an optional 1024 bytes of XRAM, 128 byte Special Function Register (SFR) address space, and four byte-wide I/O Ports.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The number of instructions versus the system clock cycles to execute them is as follows:

Instructions	26	50	5	14	7	3	1	2	1
Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8

With the CIP-51's maximum system clock at 25MHz, it has a peak throughput of 25MIPS. Figure 1.5 shows a comparison of peak throughputs of various 8-bit microcontroller cores with their maximum system clocks.




Figure 1.5. Comparison of Peak MCU Throughputs



1.1.3. Additional Features

The C8051F206, C8051F220/1/6 and C8051F230/1/6 have several key enhancements both inside and outside the CIP-51 core to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 22 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. (An interrupt driven system requires less intervention by the MCU, giving it more effective throughput.) The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to six reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator 0, a forced software reset, and an external reset pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated reset to be output on the /RST pin. The on-board VDD monitor is enabled by pulling the MONEN pin high (digital 1). The user may disable each reset source except for the VDD monitor and Reset Input Pin from software. The watchdog timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand-alone clock generator that is used by default as the system clock after reset. If desired, the clock source may be switched "on the fly" to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 16MHz) internal oscillator as needed.




Figure 1.6. On-Board Clock and Reset



1.2. On-Board Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. An optional 1024 bytes of XRAM is available on the 'F206, 'F226 and 'F236. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128-byte SFR address space. The lower 128 bytes of RAM are accessible via direct or indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The MCU's program memory consists of 8k + 128 bytes of FLASH. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0x1E00 to 0x1FFF are reserved for factory use. There is also a user programmable 128-byte sector at address 0x2000 to 0x207F, which may be useful as a table for storing software constants, nonvolatile configuration information, or as additional program space. See Figure 1.7 for the MCU system memory map.





Figure 1.7. On-Board Memory Map



1.3. JTAG

The C8051F2xx have on-chip JTAG and debug logic that provide *non-intrusive, full speed, in-circuit debug using the production part installed in the end application* using the four-pin JTAG I/F. The C8051F2xxDK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with the C8051F2xx. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to JTAG interface module referred to as the EC. It also has a target application board with a C8051F2xx installed and large prototyping area, plus the RS-232 and JTAG cables, and wall-mount power supply. The Development Kit requires a Windows 9x, NT, or ME computer with one available RS-232 serial port. As shown in Figure 1.8, the PC is connected via RS-232 to the EC. A six-inch ribbon cable connects the EC to the user's application board, picking up the four JTAG pins and VDD and GND. The EC takes its power from the application board. It requires roughly 20mA at 2.7-3.6V. For applications where there is not sufficient power available from the target board, the provided power supply can be connected directly to the EC.

This is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU Emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Cygnal's debug environment both increases ease of use, and preserves the performance of the precision analog peripherals.







1.4. Digital/Analog Configurable I/O

The standard 8051 Ports (0, 1, 2, and 3) are available on the device. The ports behave like standard 8051 ports with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Any input that is configured as an analog input will have its corresponding weak pull-up turned off.

Digital resources (timers, SPI, UART, system clock, and comparators) are routed to corresponding I/O pins by configuring the port multiplexer. Port multiplexers are programmed by setting bits in SFR's (please see Section 14). Any of the 32 external port pins may be configured as either analog inputs or digital I/O (See Figure 1.9), so effectively, all port pins are dual function.




Figure 1.9. Port I/O Functional Block Diagram

1.5. Serial Ports

The C8051F206, C8051F220/1/6 and C8051F230/1/6 include a Full-Duplex UART and SPI Bus. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not have to "share" resources such as timers, interrupts, or Port I/O, so both of the serial buses may be used simultaneously. (You may use Timer1, Timer 2, or SYSCLK to generate baud rates for UART).



1.6. Analog to Digital Converter

The C8051F220/1/6 has an on-chip 8-bit SAR ADC and the C8051F206 has a 12-bit SAR ADC with a programmable gain amplifier. With a maximum throughput of 100ksps, the ADC offers true 8-bit with an INL of $\pm 1/4$ LSB, and or 12-bit accuracy with ± 2 LSB. The voltage reference can be the power supply (VDD), or an external reference voltage (VREF). Also, the system controller can place the ADC into a power-saving shutdown mode when not in use. A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2.

Conversions can be initiated in two ways; a software command or an overflow on Timer 2. This flexibility allows the start of conversion to be triggered by software events, or convert continuously. A completed conversion causes an interrupt, or a status bit can be polled in software to determine the end of conversion. The resulting 8-bit data word is latched into an SFR upon completion of a conversion.

ADC data is continuously monitored by a programmable window detector, which interrupts the CPU when data is within the user-programmed window. This allows the ADC to monitor key system voltages in background mode, without the use of CPU resources.




Figure 1.10. ADC Diagram



1.7. Comparators

The MCU's have two on-chip voltage comparators. The inputs of the comparators are available at package pins as illustrated in Figure 1.11. Each comparator's hysteresis is software programmable via special function registers (SFR's). Both voltage level and positive/negative going symmetry can be easily programmed by the user. Additionally, comparator interrupts can be implemented on either rising or falling-edge output transitions. Please see section 8 for details.




Figure 1.11. Comparator Diagram



2. ABSOLUTE MAXIMUM RATINGS*

Ambient temperature under bias	55 to 125°C
Storage Temperature	65 to 150°C
Voltage on any Pin (except VDD and Port I/O) with respect to DGND	-0.3 V to (VDD $+ 0.3$ V)
Voltage on any Port I/O Pin or /RST with respect to DGND	0.3V to 5.8V
Voltage on VDD with respect to DGND	0.3V to 4.2V
Total Power Dissipation	
Maximum output current sink by any Port pin	
Maximum output current sink by any other I/O pin	
Maximum output current sourced by any Port pin	
Maximum output current sourced by any other I/O pin	

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

3. GLOBAL DC ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power supply voltage	(Note 1)	2.7		3.6	V
VDD supply current with	Clock=25MHz		9.5		mA
ADC and comparators	Clock=1MHz		3.6		
active, and CPU active	Clock=32kHz		125		μA
VDD supply current with	Clock=25MHz		5		mA
ADC and comparators	Clock=1MHz		1.8		
active, and CPU inactive	Clock=32kHz		125		μA
(Idle Mode).					
VDD supply current with	Clock=25MHz		9		mA
ADC and comparators	Clock=1MHz		1		
inactive, and CPU active	Clock=32kHz		20		μA
Digital Supply Current with	Clock=25MHz		4.5		mA
CPU inactive (Idle Mode)	Clock=1MHz		0.1		
	Clock=32kHz		10		μA
Digital Supply Current (Stop mode), VDD monitor enabled.	Oscillator not running		10		μΑ
Digital Supply Current (Stop	Oscillator not running		0.1		μΑ
Mode), VDD monitor					
disabled					
Digital Supply RAM Data			1.5		V
Retention Voltage					
Specified Operating		-40		+85	°C
Temperature Range					

 -40° C to $+85^{\circ}$ C unless otherwise specified.

Note 1: Power Supply must be greater than 1V and the MONEN pin must be pulled high for VDD monitor to operate.



E.

(E220

4. PINOUT AND PACKAGE DEFINITIONS

Table 4.1 Pin Definitions


Name	'F220, 226, 230, 236 48-Pin	'F221, 231 32-Pin	Туре	Description
VDD	11, 31	8		Digital Voltage Supply.
GND	5,6, 8, 13, 32	9		Ground. (Note: Pins 5,6, and 8 on the 48-pin package are not connected (NC), but it is recommended that they be connected to ground.)
MONEN	12		D In	Monitor Enable (on 48 pin package ONLY). Enables reset voltage monitor function when pulled high (logic "1").
TCK	25	17	D In	JTAG Test Clock with internal pull-up.
TMS	26	18	D In	JTAG Test-Mode Select with internal pull-up.
TDI	28	20	D In	JTAG Test Data Input with internal pull-up. TDI is latched on a rising edge of TCK.
TDO	27	19	D Out	JTAG Test Data Output. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver.
XTAL1	9	6	A In	Crystal Input. This pin is the return for the internal oscillator circuit for a crystal or ceramic resonator. For a precision internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external CMOS clock, this becomes the system clock.
XTAL2	10	7	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator.
/RST	14	10	D I/O	Chip Reset. Open-drain output of internal Voltage Supply monitor. Is driven low when VDD is < 2.7V and MONEN=1, or when a '1'is written to PORSF. An external source can force a system reset by driving this pin low.
VREF	7	5	A I/O	Voltage Reference. When configured as an input, this pin is the voltage reference for the ADC. Otherwise, VDD will be the reference. NOTE: this pin is Not Connected (NC) on 'F230/1/6.
CP0+	4	4	A In	Comparator 0 Non-Inverting Input.
CP0-	3	3	A In	Comparator 0 Inverting Input.
CP0	2	2	D Out	Comparator 0 Output
CP1+	1	1	A In	Comparator 1 Non-Inverting Input.
CP1-	48	32	A In	Comparator 1 Inverting Input.
CP1	47	31	D Out	Comparator 1 Output
P0.0/ TX	40	28	D I/O A In	Port0 Bit0. (See the Port I/O Sub-System section for complete description).
P0.1/ RX	39	27	D I/O A In	Port0 Bit1. (See the Port I/O Sub-System section for complete description).
P0.2/ INTO	38	26	D I/O A In	Port0 Bit2. (See the Port I/O Sub-System section for complete description).
P0.3/ INT1	37	25	D I/O A In	Port0 Bit3. (See the Port I/O Sub-System section for complete description).
P0.4/ T0	36	24	D I/O A In	Port0 Bit4. (See the Port I/O Sub-System section for complete description).
P0.5/ T1	35	23	D I/O A In	Port0 Bit5. (See the Port I/O Sub-System section for complete description).
P0.6/ T2	34	22	D I/O A In	Port0 Bit6. (See the Port I/O Sub-System section for complete description).
P0.7/ T2EX	33	21	D I/O A In	Port0 Bit7. (See the Port I/O Sub-System section for complete description).
P1.0/ CP0+	4	4	D I/O A In	Port1 Bit0. (See the Port I/O Sub-System section for complete description).



Name	'F220, 226, 230, 236	'F221, 231	Туре	Description
	48-Pin	32-Pin		
P1.1/	3	3	D I/O	Port1 Bit1. (See the Port I/O Sub-System section for complete description).
CP0-			A In	
P1.2/	2	2	D I/O	Port1 Bit2. (See the Port I/O Sub-System section for complete description).
CP0			A In	
P1.3/	1	1	D I/O	Port1 Bit3. (See the Port I/O Sub-System section for complete description).
CP1+			A In	
P1.4/	48	32	D I/O	Port1 Bit4. (See the Port I/O Sub-System section for complete description).
CP1-			A In	
P1.5/	47	31	D I/O	Port1 Bit5. (See the Port I/O Sub-System section for complete description).
CP1			A In	
P1.6/	46	30	D I/O	Port1 Bit6. (See the Port I/O Sub-System section for complete description).
SYSCLK			A In	
P1.7	45	29	D I/O	Port1 Bit7. (See the Port I/O Sub-System section for complete description).
= = = /			A In	
P2.0/	24	16	D I/O	Port2 Bit0. (See the Port I/O Sub-System section for complete description).
SCK			A In	
P2.1/	23	15	D I/O	Port2 Bit1. (See the Port I/O Sub-System section for complete description).
MISO			A In	
P2.2/	22	14	D I/O	Port2 Bit2. (See the Port I/O Sub-System section for complete description).
MOSI		10	A In	
P2.3/	21	13	D I/O	Port2 Bit3. (See the Port I/O Sub-System section for complete description).
NSS P2.4	1.7	11	A In D I/O	Port2 Bit4. (See the Port I/O Sub-System section for complete description).
P2.4	15	11	A In	Portz Bit4. (See the Port 1/O Sub-System section for complete description).
P2.5	16	12	D I/O	Port2 Bit5. (See the Port I/O Sub-System section for complete description).
12.5	10	12	A In	1 onz Bits. (See the 1 on 1/0 Sub-System section for complete description).
P2.6	17		D I/O	Port2 Bit6. (See the Port I/O Sub-System section for complete description).
12.0	1/		A In	1 on 2 bito. (See the 1 of 1/0 buo-system section for complete description).
P2.7	18		D I/O	Port2 Bit7. (See the Port I/O Sub-System section for complete description).
	10		A In	1 on 2 bit?. (See the Fort it of Sub System section for complete description).
P3.0	44		D I/O	Port3 Bit0. (See the Port I/O Sub-System section for complete description).
			A In	
P3.1	43	1	D I/O	Port3 Bit1. (See the Port I/O Sub-System section for complete description).
			A In	· · · · · · · · · · · · · · · · · · ·
P3.2	42		D I/O	Port3 Bit2. (See the Port I/O Sub-System section for complete description).
			A In	· · · · · · · · · · · · · · · · · · ·
P3.3	41		D I/O	Port3 Bit3. (See the Port I/O Sub-System section for complete description).
			A In	
P3.4	30		D I/O	Port3 Bit4. (See the Port I/O Sub-System section for complete description).
			A In	
P3.5	29		D I/O	Port3 Bit5. (See the Port I/O Sub-System section for complete description).
			A In	
P3.6	20		D I/O	Port3 Bit6. (See the Port I/O Sub-System section for complete description).
			A In	
P3.7	19		D I/O	Port3 Bit7. (See the Port I/O Sub-System section for complete description).
			A In	



Figure 4.1 TQFP-48 Pin Diagram










Figure 4.3 TQFP-48 Package Drawing







Figure 4.4 LQFP-32 Package Drawing






5. ADC (8-Bit, C8051F220/1/6 Only)

Description

The ADC subsystem for the C8051F220/1/6 consists of configurable analog multiplexer (AMUX), a programmable gain amplifier (PGA), and a 100ksps, 8-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see Figure 5.1). The AMUX, PGA, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Register's shown in Figure 5.1. The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the ADCEN bit in the ADC Control register (ADC0CN, Figure 5.5) is set to 1. The ADC subsystem is in low power shutdown when this bit is 0.





5.1. Analog Multiplexer and PGA

Any external port pin (ports 0-3) may be selected via software. The AMX0SL SFR is used to select the desired analog input pin. (See Figure 5.3). When the AMUX is enabled, the user selects which port is to be used (bits PRTSL0-1), and then the pin in the selected port (bits PINSL0-2) to be the analog input.

The table in shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMPGN2-0 bits in the ADC Configuration register, ADC0CF (Figure 5.4). The PGA can be software-programmed for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to a gain of 1 on reset.

5.2. ADC Modes of Operation

The ADC has a maximum conversion speed of 100ksps. The ADC conversion clock is derived from the system clock. The ADC conversion clock is derived from a divided version of SYSCLK. Divide ratios of 1,2,4,8, or 16 are supported by setting the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.



A conversion can be initiated in one of two ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 2 overflow (i.e. timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "on-demand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag in the ADC0CN register. Converted data is available in the ADC data word register, ADC0H.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of two different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Tracking can be disabled (shutdown) when the entire chip is in low power standby or sleep modes.

Figure 5.2. 12-Bit ADC Track and Conversion Example Timing

F	A. ADC Timing for E	xternal Trigger Source	•
CNVSTR (ADSTM[1:0]=10)			
SAR Clocks			
ADCTM=1	Low Power or Convert Track	Convert	Low Power Mode
ADCTM=0	Track Or Convert	Convert	Track
E Timer2, Timer3 Overflow; Write 1 to ADBUSY (ADSTM[1:0]=00, 01, 11) (SAR Clocks	3. ADC Timing for In	aternal Trigger Sources 6 7 8 9 10 11 12 13 14 15 11	S 6 17 18 19



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	-	AMXEN	PRTSL1	PRTSL0	PINSL2	PINSL1	PINSL0	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBB	
Bits 7-6: UN	USED. Rea	d = 00b; Wri	te = don't cai	re					
	IXEN enable	,							
0: /	AMXEN disa	abled and por	t pins are una	vailable for a	inalog use.				
				s for analog u					
		rt Select Bits ³		s for unutog u					
			•	g input from	this nort				
				g input from					
		0	•	g input from	-				
		0	1	g input from	-				
	ISL2-0: Pin	0		g input nom	uns port.				
			1 1	1.0 1	. ,				
				ised for analo					
				ised for analo					
				used for analo					
				used for analo					
100): Pin 4 of se	lected port (a	bove) to be u	used for analo	g input.				
10	l: Pin 5 of se	lected port (a	bove) to be u	used for analo	g input.				
110): Pin 6 of se	lected port (a	bove) to be u	used for analo	g input.				
				used for analo					
			*						

* Selecting a port for analog input does NOT default all pins of that port as analog input. After selecting a port for analog input, a pin must be selected using pin select bits (PINSL2-0). For example, after setting the AMXEN to '1', setting PRTSL1-0 to "11", and setting PINSL2-0 to "100" P3.4 is configured as analog input. All other Port 3 pins remain as GPIO pins. Also note that in order to use a port pin as analog input, its input mode should be set to *analog*. Please see section 14.2.



Figure 5.4. ADC0CF: ADC Configuration Register (C8051F220/1/6 and C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ADCSC2	ADCSC1	ADCSC0	-	-	AMPGN2	AMPGN1	AMPGN0	01100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBC
Bits7-5. AD	CSC2-0· AF	C SAR Conv	version Clock	Period Bits				
		version Clock						
			•					
		version Clock	•					
		version Clock	•					
		version Clock	•					
		version Clock	•					
NC	TE: SAR co	onversion clo	ck should be	less than or	equal to 2MF	Iz.		
Bits4-3: UN	USED. Rea	d = 00b; Writ	te = don't can	re				
Bits2-0: AN	1PGN2-0: AI	OC Internal A	mplifier Gai	n				
): $Gain = 1$		*					
001	: Gain = 2							
010	Gain = 4							
011	: Gain = 8							
102	A: Gain = 16							
11>	: Gain = 0.5							



	Figure 5.	5. ADCOCN	. ADC COIR	of Register	(000311/220)		0311/200)	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ADCE	N ADCTM	ADCINT	ADBUSY	ADSTM1	ADSTM0	ADWINT	ADLJST	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xE8
Bit7:	ADCEN: ADC	Enable Bit						
	0: ADC Disabl		n low power	shutdown.				
	1: ADC Enable				nversions.			
Bit6:	ADCTM: ADC			.,				
	0: When the A	DC is enabled	l, tracking is	continuous u	nless a conve	rsion is in pr	ocess	
	1: Tracking De					1		
	ADST	M1-0:						
	00: T	racking starts	with the write	e of 1 to ADI	BUSY and las	sts for 3 SAF	R clocks	
		ESERVED						
	10: R	ESERVED						
		racking starte					ocks	
Bit5:	ADCINT: ADC							
	0: ADC has no	1		ion since the	last time this	s flag was cle	eared	
	1: ADC has co	1	a conversion					
Bit4:	ADBUSY: AD	C Busy Bit						
	Read						T 1 0.11:	
	0: ADC Conve					ance a reset.	The falling	
		BUSY genera		pt when enab	oled.			
	1: ADC Busy of Write	converting da	a					
	0: No effect							
	1: Starts ADC	Conversion it	ADSTM1 0	- 00h				
Bite3 2.	ADSTM1-0: A							
D1135-2.	00: ADC conv				USY			
	01: RESERVE		upon a write		001			
	10: RESERVE							
	11: ADC conv		ed on overflo	ws of Timer	2			
Bit1:	ADWINT: AD				-			
	0: ADC Windo				urred			
	1: ADC Windo							
Bit0:	ADLJST: ADC				206 only)			
	0: Data in ADO							
	1: Data in ADO	C0H:ADC0L	registers are l	eft justified.				

Figure 5.5.	ADC0CN: A	DC Contro	l Register	(C8051F220/1/6 and C8051F206)	
rigui e 5.5.			I IXCZISTCI	(C00511220/1/0 and C00511200)	




Figure 5.6. ADC0H: ADC Data Word Register (C8051F220/1/6 and C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
MSB							LSB	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBF
Bits7-0: A	ADC Data Word	Bits						
F	EXAMPLE: AI	DC Data W	ord Conversion	on Map				
Γ	AIN – GND(Vo	olts) A	ADC0H					
	REF x (255/256	5) 0	xFF					
	REF x ¹ / ₂	0	x80					
	REF x (127/256	6) 0	x7F					
	0	0	x00					
<u> </u>								

5.3. ADC Programmable Window Detector

The ADC programmable window detector is very useful in many applications. It continuously compares the ADC output to user-programmed limits and notifies the system when an out-of-band condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADWINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC Greater-Than and ADC Less-Than registers (ADC0GTH and ADC0LTH).







Input Voltage (Analog Input - GND)	ADC Data Word	_	Input Voltage (Analog Input - GND)	ADC Data Word	
REF x (255/256)	0xFF	ADWINT not affected	REF x (255/256)	0xFF	ADWINT=1
 REF x (32/256)	0x21 0x20	ADCOLTH		0x21 0x20	ADC0GTH
REF X (32/230)	0x20		NLF X (32/230)	0x20 0x1F	
	0x11	ADWINT=1		0x11	ADWINT not affected
REF x (16/256)	0x10	ADC0GTH	REF x (16/256)	0x10	ADC0LTH
	0x0F			0x0F	
0	0x00	ADWINT not affected	0	0x00	ADWINT=1

Given:

AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 0,ADC0LTH = 0x20, ADC0GTH = 0x10.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x20 and > 0x10.

Given:

$$\label{eq:amplitude} \begin{split} AMX0SL = 0x00, \ AMX0CF = 0x00, \ ADLJST = 0, \\ ADC0LTH = 0x10, \quad ADC0GTH = 0x20. \end{split}$$

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x10 or > 0x20.





Table 5.1. 8-Bit ADC Electrical Characteristics

VDD = 3.0V, $VREF = 2.40V$, PGA Gain = 1, -40°C to +85°C unless otherwise specified	VDD = 3.0V, VRE	EF = 2.40V, PGA Gain	$= 1, -40^{\circ}$ C to $+85^{\circ}$ C unle	ss otherwise specified.
--	-----------------	----------------------	--	-------------------------


PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY		·			
Resolution			8		bits
Integral Nonlinearity				±1/4	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1/2	LSB
Offset Error				±1/2	LSB
Gain Error				±1/2	LSB
Total Unadjusted Error				±1/2	LSB
DYNAMIC PERFORMAN	CE (10kHz sine-wave input, 0 to –1dl	B of full scale, 1	00ksps)	•	
Signal-to-Noise Plus			49.5		dB
Distortion					
Total Harmonic Distortion	Up to the 5 th harmonic		-65		dB
Spurious-Free Dynamic			-65		dB
Range					
CONVERSION RATE					
Throughput Rate				100	ksps
ANALOG INPUTS					
Input Voltage Range		0		VDD	V
Input Capacitance			10		pF
POWER SPECIFICATION	NS				
Power Supply Current	Operating Mode, 100ksps			1.0	mA
Power Supply Current in			0.1	1	μΑ
Shutdown					
Power Supply Rejection			±0.3		mV/V



6. ADC (12-Bit, C8051F206 Only)

Description

The ADC subsystem for the C8051F206 consists of configurable analog multiplexer (AMUX), a programmable gain amplifier (PGA), and a 100ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see Figure 6.1). The AMUX, PGA, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Register's shown in Figure 6.1. The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the ADCEN bit in the ADC Control register (ADC0CN, Figure 6.5) is set to 1. The ADC subsystem is in low power shutdown when this bit is 0.





6.1. Analog Multiplexer and PGA

Any external port pin (ports 0-3) may be selected via software. The AMX0SL SFR is used to select the desired analog input pin. (See Figure 6.3). When the AMUX is enabled, the user selects which port is to be used (bits PRTSL0-1), and then the pin in the selected port (bits PINSL0-2) to be the analog input.

The table in shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMPGN2-0 bits in the ADC Configuration register, ADC0CF (Figure 6.4). The PGA can be software-programmed for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to a gain of 1 on reset.

6.2. ADC Modes of Operation

The ADC has a maximum conversion speed of 100ksps. The ADC conversion clock is derived from the system clock. The ADC conversion clock is derived from a divided version of SYSCLK. Divide ratios of 1,2,4,8, or 16 are supported by setting the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.



A conversion can be initiated in one of two ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 2 overflow (i.e. timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "on-demand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag in the ADC0CN register. Converted data is available in the ADC data word register, ADC0H.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of two different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Tracking can be disabled (shutdown) when the entire chip is in low power standby or sleep modes.

Figure 6.2. 12-Bit ADC Track and Conversion Example Timing

A	A. ADC Timing for E	External Trigger Source	•
CNVSTR (ADSTM[1:0]=10)			
SAR Clocks			
ADCTM=1	Low Power or Convert Track	Convert	Low Power Mode
ADCTM=0	Track Or Convert	Convert	Track
E	3. ADC Timing for l	nternal Trigger Source	S
E Timer2, Timer3 Overflow; Write 1 to ADBUSY (ADSTM[1:0]=00, 01, 11) SAR Clocks	3. ADC Timing for l		S
Timer2, Timer3 Overflow; Write 1 to ADBUSY (ADSTM[1:0]=00, 01, 11)			



Figure 6.3 A	MX0SL · AMUX	Channel Select	Register (C	C8051F220/1/6 and	d C8051F206)
Figure 0.5. A	MIAUSL. ANIUA	Channel Select	Register (C	200311 220/1/0 and	1 Cousif 200)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	AMXEN	PRTSL1	PRTSL0	PINSL2	PINSL1	PINSL0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xBB		
Bits 7-6: UNUSED. Read = 00b; Write = don't care										
Bit 5: AMXEN enable										
0: AMXEN disabled and port pins are unavailable for analog use.										
1: AMXEN enabled to use/select port pins for analog use.										
Bits 4-3: PRTSL1-0: Port Select Bits*.										
00: Port0 select to configure pin for analog input from this port.										
01: Port1 select to configure pin for analog input from this port.										
10: Port2 select to configure pin for analog input from this port.										
11: Port3 select to configure pin for analog input from this port.										
Bits 2-0:PINSL2-0: Pin Select Bits										
000: Pin 0 of selected port (above) to be used for analog input.										
001: Pin 1 of selected port (above) to be used for analog input.										
010: Pin 2 of selected port (above) to be used for analog input.										
011: Pin 3 of selected port (above) to be used for analog input.										
100: Pin 4 of selected port (above) to be used for analog input.										
101: Pin 5 of selected port (above) to be used for analog input.										
110: Pin 6 of selected port (above) to be used for analog input.										
	111: Pin 7 of selected port (above) to be used for analog input.									
		г (ч			6 -r					

* Selecting a port for analog input does NOT default all pins of that port as analog input. After selecting a port for analog input, a pin must be selected using pin select bits (PINSL2-0). For example, after setting the AMXEN to '1', setting PRTSL1-0 to "11", and setting PINSL2-0 to "100" P3.4 is configured as analog input. All other Port 3 pins remain as GPIO pins. Also note that in order to use a port pin as analog input, its input mode should be set to *analog*. Please see section 14.2.



Figure 6.4. ADC0CF: ADC Configuration Register (C8051F220/1/6 and C8051F206)


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
ADCSC2	ADCSC1	ADCSC0	-	-	AMPGN2	AMPGN1	AMPGN0	01100000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xBC		
Bits7-5. AD	CSC2-0· AF	C SAR Cons	version Clock	Period Bits						
Bits7-5: ADCSC2-0: ADC SAR Conversion Clock Period Bits 000: SAR Conversion Clock = 1 System Clock										
001: SAR Conversion Clock = 2 System Clocks										
010: SAR Conversion Clock = 4 System Clocks										
011: SAR Conversion Clock = 8 System Clocks										
1xx: SAR Conversion Clock = 16 Systems Clocks										
NOTE: SAR conversion clock should be less than or equal to 2MHz.										
Bits4-3: UNUSED. Read = 00b; Write = don't care										
Bits2-0: AMPGN2-0: ADC Internal Amplifier Gain										
000: Gain = 1										
001: Gain = 2										
010: $Gain = 4$										
011: Gain = 8										
10x	: Gain = 16									
11>	: Gain = 0.5									




	Figure 6.5. ADCUCN: ADC Control Register (C8051F220/1/6 and C8051F206)									
R/W	R/W	7	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
ADCE	N ADCT	ГМ	ADCINT	ADBUSY	ADSTM1	ADSTM0	ADWINT	ADLJST	00000000	
Bit7	Bite	5	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								(bit addressable)	0xE8	
Bit7:	ADCEN: A		Enable Bit							
Dit/.				n low power	shutdown					
					ly for data co	nversions				
Bit6:			Track Mode		ay 101 aada ee					
	0: When the ADC is enabled, tracking is continuous unless a conversion is in process									
			fined by ADS				I I			
			M1-0:							
	00): Tr	acking starts	with the writ	e of 1 to ADI	BUSY and las	sts for 3 SAF	R clocks		
	01	: RE	ESERVED							
	10): RE	ESERVED							
					flow of Time			ocks		
Bit5:					errupt Flag (o					
			1		sion since the	last time this	s flag was cle	eared		
				a conversion						
Bit4:	ADBUSY:	ADC	C Busy Bit							
	Read							T 1 0.11		
					data has been		ance a reset.	The falling		
	-		-		pt when enab	oled.				
		usy c	onverting dat	ta						
	Write 0: No effe	~ t								
			⁷ onversion it	ADSTM1-0	- 00b					
Bite3_2.				onversion M						
D1135-2.					of 1 to ADB	USY				
	01: RESE			upon u write		001				
	10: RESEL									
				ed on overflo	ws of Timer	2				
Bit1:				ompare Interr						
					n has not occu	urred				
				on Data match						
Bit0:			Left Justify I							
					right justified	•				
	1: Data in	ADC	0H:ADC0L	registers are	left justified.					

Figure 6.5.	ADC0CN: A	DC Control	Register	(C8051F220/1/6 and C8051F206)
I Igui c 0.5.			Itegister (Coosii 220/1/0 and Coosii 200/







R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xBE
Bits7-0: A	DC Data Word Bi	its						
	or ADLJST = 1: B ways read 0.	Sits7-4 are	e the lower 4-b	its of the 12	-bit ADC Da	ata Word. Bi	ts3-0 will	
	or ADLJST = 0: B	sits7-0 are	e the lower 8-b	its of the 12	-bit ADC Da	ata Word.		
NO	TE. Doculting 1'	9 hit A D	C Data Word	annaars in	the ADC D	ata Ward D	agistars os f	Collows.
	TE: Resulting 12 C0H[3:0]:ADC0L			appears m	the ADC D	ata woru Ke	egisters as i	0110 w S:
		L 3/	sign extension	of ADC0H	.3 if a differe	ential reading	, otherwise	= 0000b)
		$[7\cdot 4]$ if	ADI IST = 1					
AD	C0H[7:0]:ADC0L							
AD	(ADC0L[3:0							
AD								
	(ADC0L[3:0	0] = 0000 ata Word	b) l Conversion M		nput in Singl	e-Ended Mod	le	
	(ADC0L[3:0	0] = 0000 ata Word MX0CF=	b) l Conversion M 0x00, AMX0S	L=0x00)		e-Ended Moo	le	
EX	(ADC0L[3:0	[0] = 0000 ata Word <u>MX0CF=</u> [ts) AD	b) Conversion M 0x00, AMX0S C0H:ADC0L	L=0x00) ADC0	H:ADC0L	e-Ended Moc	le	
EX.	(ADC0L[3:0 AMPLE: ADC DA (AM N0 – AGND (Vol	$\begin{bmatrix} 0 \\ 0 \end{bmatrix} = 0000$ ata Word $\begin{bmatrix} MX0CF = \\ MX0CF \end{bmatrix}$ $\begin{bmatrix} AD \\ (A1) \end{bmatrix}$	b) l Conversion M 0x00, AMX0S DC0H:ADC0L DLJST = 0)	L=0x00) ADC0 (ADLJ	H:ADC0L ST = 1)	e-Ended Moo	le	
EX. AI RI	(ADC0L[3:0 AMPLE: ADC D (AM (N0 – AGND (Vol EF x (4095/4096)	$\begin{bmatrix} 1 \\ 0 \end{bmatrix} = 0000$ ata Word $\begin{bmatrix} MX0CF = \\ MX0CF = \\ MIX0 \end{bmatrix}$ $\begin{bmatrix} AD \\ (AI) \\ 0x(AI) \end{bmatrix}$	b) l Conversion M 0x00, AMX0S DC0H:ADC0L DLJST = 0) DFFF	ADC0 (ADLJ 0xFFF0	H:ADC0L ST = 1)	e-Ended Moc	le	
EX. AI RI RI	(ADC0L[3:0 AMPLE: ADC DA (AM N0 – AGND (Vol	$\begin{bmatrix} 1 \\ 0 \end{bmatrix} = 0000$ ata Word $\begin{bmatrix} MX0CF = \\ (AI) \\ 0x(0) \\ 0x(0) \end{bmatrix}$	b) l Conversion M 0x00, AMX0S DC0H:ADC0L DLJST = 0)	L=0x00) ADC0 (ADLJ	H:ADC0L ST = 1)	e-Ended Moc	le	

6.3. ADC Programmable Window Detector

The ADC programmable window detector is very useful in many applications. It continuously compares the ADC output to user-programmed limits and notifies the system when an out-of-band condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADWINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC Greater-Than and ADC Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Figure 6.12 and Figure 6.13 show example comparisons for reference. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTX and ADC0LTX registers.

PRELIMINARY



Figure 6.8. ADC0GTH: ADC Greater-Than Data High Byte Register (C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits7-0: The high by	te of the AD	C Greater-Th	an Data Wor	d.				

Figure 6.9. ADC0GTL: ADC Greater-Than Data Low Byte Register (C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 1111111		
Bit7 Bits7-0: The low byt	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xC4									
Definition:	er-Than Data									

Figure 6.10. ADC0LTH: ADC Less-Than Data High Byte Register (C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000 SFR Address: 0xC7
Bits7-0: The high by	yte of the AD	C Less-Than	Data Word.					UXC /

Figure 6.11. ADC0LTL: ADC Less-Than Data Low Byte Register (C8051F206)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	Dive	D: 5	Dist	Dia	D:10	Did	Dia	00000000			
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xC6											
Bits7-0: These bits are the low byte of the ADC Less-Than Data Word.											
Definition: ADC Less-T	Definition: ADC Less-Than Data Word = ADC0LTH:ADC0LTL										



Figure 6.12. 12-Bit ADC Window Interrupt Examples, Right Justified Data

Input Voltage (Analog Input - GND)	ADC Data Word	_	Input Voltage (Analog Input - GND)	ADC Data Word	
REF x (4095/4096)	0x0FFF		REF x (4095/4096)	0x0FFF	
		ADWINT not affected			ADWINT=1
	0x0201			0x0201	
REF x (512/4096)	0x0200	ADC0LTH:ADC0LTL	REF x (512/4096)	0x0200	ADC0GTH:ADC0GTL
	0x01FF	ADWINT=1		0x01FF	ADWINT
	0x0101	<u></u>		0x0101	not affected
REF x (256/4096)	0x0100	ADC0GTH:ADC0GTL	REF x (256/4096)	0x0100	ADC0LTH:ADC0LTL
	0x00FF	ADWINT not affected		0x00FF	> ADWINT=1
0	0x0000		0	0x0000]]
Given: AMX0SL = 0x00, AMX0 ADC0LTH:ADC0LTL = ADC0GTH:ADC0GTL = An ADC End of Conver Compare Interrupt (ADW Word is < 0x0200 and >	0x0200, = 0x0100. rsion will cau VINT=1) if the	ise an ADC Window	Given: AMX0SL = 0x00, AMX0CL ADC0LTH:ADC0LTL = 0x ADC0GTH:ADC0GTL = 0x An ADC End of Conversio Compare Interrupt (ADWI Data Word is < 0x0100 or >	0100, x0200. on will cause INT=1) if th	an ADC Window



Г

Figure 6.13. 12-Bit ADC Window Interrupt Examples, Left Justified Data

Input Voltage (AD0 - AGND)	ADC Data Word	_	Input Voltage (AD0 - AGND)	ADC Data Word		
REF x (4095/4096)	0xFFF0		REF x (4095/4096)	0xFFF0		
		ADWINT not affected			ADWINT=1	
	0x2010			0x2010		
REF x (512/4096)	0x2000	ADC0LTH:ADC0LTL	REF x (512/4096)	0x2000	ADC0GTH:ADC0GT	
	0x1FF0 0x1010	ADWINT=1		0x1FF0 0x1010	ADWINT not affected	
REF x (256/4096)	0x1000	ADC0GTH:ADC0GTL	REF x (256/4096)	0x1000	ADC0LTH:ADC0LTL	
	0x0FF0	ADWINT not affected		0x0FF0	ADWINT=1	
0	0x0000		0	0x0000])	
	L = 0x2000, L = 0x1000. version will ca ADWINT=1)	use an ADC Window if the resulting ADC	Given: AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 1, ADC0LTH:ADC0LTL = 0x1000, ADC0GTH:ADC0GTL = 0x2000. An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x1000 or > 0x2000.			



Table 6.1.	12-Bit ADC Electrical Characteristics (C8015F206 only)

PARAMETER	(REFBE=0), PGA Gain = 1, -40°C to + CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY	conditions		111	1017 171	UNITS
Resolution			12		bits
Integral Nonlinearity			± 1	±2	LSB
Differential Nonlinearity	Guaranteed Monotonic			± 1	LSB
Offset Error			-3 ± 2		LSB
Full Scale Error	Differential mode		-20 ± 3		LSB
Offset Temperature Coefficient			± 0.25		ppm/°C
DYNAMIC PERFORMAN	CE (10kHz sine-wave input, 0 to –1dB	of full scale, 1	00ksps)		
Signal-to-Noise Plus Distortion		64			dB
Total Harmonic Distortion	Up to the 5 th harmonic		-75		dB
Spurious-Free Dynamic			80		dB
Range					
CONVERSION RATE			-		
Conversion Time in System Clocks	ADC0CF = 000xxxxxb	16			clocks
Track/Hold Acquisition Time		1.5			μs
Throughput Rate				100	ksps
ANALOG INPUTS	-		•		*
Voltage Conversion Range		0		VREF	V
Input Voltage	Any pin (in Analog Input Mode)	GND		VDD	V
Input Capacitance			10		pF
POWER SPECIFICATION	S				
Power Supply Current (VDD supplied to ADC)	Operating Mode, 100ksps		450	900	μΑ
Power Supply Rejection			± 0.3		mV/V



7. VOLTAGE REFERENCE (C8051F206/220/221/226)

The voltage reference circuit selects between an externally connected reference and the power supply voltage (VDD). (See Figure 7.1).

An external reference can be connected to the VREF pin and selected by setting the REF0CN special function register per Figure 7.1. The external reference supply must be between VDD-0.3V and 1V. VDD may also be selected using REF0CN per Figure 7.2. The electrical specifications for the Voltage Reference are given in Table 7.1










Figure 7.2. REF0CN: Reference Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	REFSL1	REFSL0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD1
Bit1-0: RE Bit 00: 01: 10:	STATES NUSED. Read FSL1- REFS s control white External VR Reserved. Reserved. VDD selecte	L0: Voltage r ch reference : EF source is	reference sele is selected. selected.					

Table 7.1. Reference Electrical Characteristics

EXTERNAL REFERENCE ([REFSL1: REFSL0] = 00), VREF = 2.4V)	MIN	TYP	MAX	UNITS
Input Voltage Range	1.00		(VDD)	V
			-0.3V	
Input Current		0.1	10	μΑ
Input Resistance	100			MΩ



8. COMPARATORS

The MCU has two on-board voltage comparators as shown in Figure 8.1. The inputs of each Comparator are available at the package pins. The output of each comparator is optionally available at port1 by configuring (see Section 14). When assigned to package pins, each comparator output can be programmed to operate in open drain or push-pull modes (see section 14.2).

The hysteresis of each comparator is software-programmable via its respective Comparator Control Register (CPT0CN, CPT1CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive-going and negative-going symmetry of this hysteresis around the threshold voltage. The output of the comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the Port1 MUX) defaults to the logic low state and its interrupt capability is suspended. Comparator inputs can be externally driven from -0.25V to (VDD) + 0.25V without damage or upset.

The Comparator 0 hysteresis is programmed using bits 3-0 in the Comparator 0 Control Register CPT0CN (shown in Figure 8.3). The amount of *negative* hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 8.2, settings of 10, 4 or. 2mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of *positive* hysteresis is determined by the setting the CP0HYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section 9.4). The CP0FIF flag is set upon a Comparator 0 falling-edge interrupt, and the CP0RIF flag is set upon the Comparator 0 rising-edge interrupt. Once set, these bits remain set until cleared by the user software. The Output State of Comparator 0 can be obtained at any time by reading the CP0OUT bit. Comparator 0 is enabled by setting the CP0EN bit, and is disabled by clearing this bit. Note there is a 20 μ S power on time between setting CP0EN and the output stabilizing. Comparator 0 can also be programmed as a reset source. For details, see Section 11. The operation of Comparator 1 is identical to that of Comparator 0, except the Comparator 1 is controlled by the CP11CN Register (Figure 8.4). Also, Comparator 1 can not be programmed as a reset source. The complete electrical specifications for the Comparators are given in Table 8.1.





Figure 8.1. Comparator Functional Block Diagram



C8051F206 C8051F220/1/6 C8051F230/1/6





PRELIMINARY



		rigure o.	5. CFIUCN	: Comparato		Register			
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
CP0EN	CP0OUT	CPORIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0x9E	
Bit7:	CP0EN: Comp	parator 0 Ena	ıble Bit						
	0: Comparato	r 0 Disabled							
	1: Comparato	r 0 Enabled.							
Bit6:	CP0OUT: Cor	nparator 0 O	utput State F	lag					
	0: Voltage on	CP0+ < CP0)-						
	1: Voltage on	CP0+>CP0)-						
Bit5:	CP0RIF: Com	parator 0 Ris	sing-Edge Int	errupt Flag					
	0: No Compar	rator 0 Risin	g-Edge Interr	upt has occur	red since this	s flag was cle	eared		
	1: Comparato	r 0 Rising-Eo	dge Interrupt	has occurred	since this fla	g was cleared	d		
Bit4:	CP0FIF: Com	parator 0 Fal	ling-Edge Int	errupt Flag					
	0: No Compar	rator 0 Fallin	g-Edge Inter	rupt has occu	rred since thi	is flag was cl	eared		
	1: Comparato	r 0 Falling-E	dge Interrupt	has occurred	l since this fla	ag was cleare	ed		
Bit3-2:	CP0HYP1-0:			steresis Cont	rol Bits				
	00: Positive H	Iysteresis Di	sabled						
	01: Positive H	Iysteresis = 2	2mV						
	10: Positive H	Iysteresis = 4	lmV						
	11: Positive H	Iysteresis = 1	0mV						
Bit1-0:	CP0HYN1-0:			lysteresis Con	ntrol Bits				
	00: Negative	Hysteresis D	isabled						
	01: Negative	•							
	10: Negative Hysteresis = $4mV$								
	11: Negative Hysteresis = $10mV$								



Figure 8.4.	CPT1CN:	Comparator 1	Control Register
I Igui e oi ii	0111010	comparator i	control itegister

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
CP1EN	CPIOUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
Bit7:	CP1EN: Com	CP1EN: Comparator 1 Enable Bit										
	0: Comparato	r 1 Disabled.										
	1: Comparato	r 1 Enabled.										
Bit6:	CP1OUT: Con	nparator 1 O	utput State F	lag								
	0: Voltage on	CP1 + < CP1	l -									
	1: Voltage on	CP1 + > CP1	l -									
Bit5:	CP1RIF: Com	parator 1 Ris	sing-Edge Int	terrupt Flag								
	0: No Compa	rator 1 Rising	g-Edge Intern	rupt has occur	rred since thi	s flag was cle	eared					
	1: Comparato				since this fla	ng was cleared	d					
Bit4:	CP1FIF: Com	•										
	0: No Compa											
	1: Comparato					ag was cleare	ed					
Bit3-2:	CP1HYP1-0:	-	•	steresis Cont	rol Bits							
	00: Positive H											
	01: Positive H	•										
	10: Positive H	•										
	11: Positive H	•										
Bit1-0:	CP1HYN1-0:	-	-	Iysteresis Co	ntrol Bits							
	00: Negative	•										
	01: Negative	•										
	10: Negative	•										
	11: Negative	Hysteresis =	10mV									



Table 8.1. Comparator Electrical Characteristics

$VDD = 3.0V$, $-40^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified.										
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS					
Response Time1	(CP+) - (CP-) = 100mV NOTE 1		4		μs					
Response Time2	(CP+) - (CP-) = 10mV NOTE 1		12		μs					
Common Mode Rejection			1.5	4	mV/V					
Ratio										
Positive Hysteresis1	CPnHYP1-0 = 00		0	1	mV					
Positive Hysteresis2	CPnHYP1-0 = 01	2	4.5	7	mV					
Positive Hysteresis3	CPnHYP1-0 = 10	4	9	15	mV					
Positive Hysteresis4	CPnHYP1-0 = 11	10	17	25	mV					
Negative Hysteresis1	CPnHYN1-0 = 00		0	1	mV					
Negative Hysteresis2	CPnHYN1-0 = 01	2	4.5	7	mV					
Negative Hysteresis3	CPnHYN1-0 = 10	4	9	15	mV					
Negative Hysteresis4	CPnHYN1-0 = 11	10	17	25	mV					
Inverting or Non-inverting		-0.25		(VDD)	V					
Input Voltage Range				+0.25						
Input Capacitance			7		pF					
Input Bias Current		-5	0.001	+5	nA					
Input Offset Voltage		-10		+10	mV					
POWER SUPPLY										
Power-up Time	CPnEN from 0 to 1		20		μs					
Power Supply Rejection			0.1	1	mV/V					
Supply Current	Operating Mode (each comparator) at DC		1.5	4	μΑ					

NOTES: (1) CPnHYP1-0 = CPnHYN1-0 = 00.



9. CIP-51 MICROCONTROLLER

General Description


The MCU's system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51TM instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The MCU has a superset of all the peripherals included with a standard 8051. Included are three 16-bit counter/timers (see description in Section 17), a full-duplex UART (see description in Section 16), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 9.3), and four byte-wide I/O Ports (see description in Section 14). The CIP-51 also includes on-chip debug hardware (see description in Section 18), and interfaces directly with the MCU's analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.


Features

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 9.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25MHz Clock
- 0 to 25MHz Clock Frequency
- 256 Bytes of Internal RAM
- Optional 1024 Bytes of XRAM
- 8k Byte Flash Program Memory

- Four Byte-Wide I/O Ports
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Circuitry
- Program and Data Memory Security







Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25MHz, it has a peak throughput of 25MIPS. The CIP-51 has a total of 109 instructions. The number of instructions versus the system clock cycles required to execute them is as follows:

10	of instructions. The number of instructions versus the system clock cycles required to execute them is as follows.										
	Instructions	26	50	5	14	7	3	1	2	1	
	Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8	

Programming and Debugging Support

A JTAG-based serial interface is provided for in-system programming of the Flash program memory and communication with on-chip debug support circuitry. The reprogrammable Flash can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support circuitry facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watchpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive and non-evasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Cygnal Integrated Products and third party vendors. Cygnal provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via its JTAG interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.



9.1. INSTRUCTION SET

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51TM instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51TM counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

9.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 9.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

9.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory. The CIP-51 does not support external data or program memory. In the CIP-51, the MOVX instruction accesses the on-chip program memory space implemented as re-programmable Flash memory and the 1024 bytes of XRAM (optionally available on 'F226/236 and 'F206). This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section 10 (Flash Memory) and Section 11 (External RAM) for further details.

Mnemonic	Description	Bytes	Clock Cycles							
ARITHMETIC OPERATIONS										
ADD A,Rn	Add register to A	1	1							
ADD A, direct	Add direct byte to A	2	2							
ADD A,@Ri	Add indirect RAM to A	1	2							
ADD A,#data	Add immediate to A	2	2							
ADDC A,Rn	Add register to A with carry	1	1							
ADDC A, direct	Add direct byte to A with carry	2	2							
ADDC A,@Ri	Add indirect RAM to A with carry	1	2							
ADDC A,#data	Add immediate to A with carry	2	2							
SUBB A,Rn	Subtract register from A with borrow	1	1							
SUBB A, direct	Subtract direct byte from A with borrow	2	2							
SUBB A,@Ri	Subtract indirect RAM from A with borrow	1	2							
SUBB A,#data	Subtract immediate from A with borrow	2	2							
INC A	Increment A	1	1							
INC Rn	Increment register	1	1							
INC direct	Increment direct byte	2	2							
INC @Ri	Increment indirect RAM	1	2							
DEC A	Decrement A	1	1							
DEC Rn	Decrement register	1	1							
DEC direct	Decrement direct byte	2	2							
DEC @Ri	Decrement indirect RAM	1	2							
INC DPTR	Increment Data Pointer	1	1							
MUL AB	Multiply A and B	1	4							
DIV AB	Divide A by B	1	8							

Table 9.1. CIP-51 Instruction Set Summary

PRELIMINARY



Mnemonic	Description	Bytes	Clock Cycles
DA A	Decimal Adjust A	1	1
	LOGICAL OPERATIONS	I	1
ANL A,Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A,@Ri	AND indirect RAM to A	1	2
ANL A,#data	AND immediate to A	2	2
ANL direct,A	AND A to direct byte	2	2
ANL direct,#data	AND immediate to direct byte	3	3
ORL A,Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A,@Ri	OR indirect RAM to A	1	2
ORL A,#data	OR immediate to A	2	2
ORL direct,A	OR A to direct byte	2	2
ORL direct,#data	OR immediate to direct byte	3	3
XRL A,Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A,@Ri	Exclusive-OR indirect RAM to A	1	2
XRL A,#data	Exclusive-OR immediate to A	2	2
XRL direct,A	Exclusive-OR A to direct byte	2	2
XRL direct,#data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
SWAP A	Swap nibbles of A	1	1
	DATA TRANSFER		•
MOV A,Rn	Move register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A,@Ri	Move indirect RAM to A	1	2
MOV A,#data	Move immediate to A	2	2
MOV Rn,A	Move A to register	1	1
MOV Rn,direct	Move direct byte to register	2	2
MOV Rn,#data	Move immediate to register	2	2
MOV direct,A	Move A to direct byte	2	2
MOV direct,Rn	Move register to direct byte	2	2
MOV direct, direct	Move direct byte to direct	3	3
MOV direct,@Ri	Move indirect RAM to direct byte	2	2
MOV direct,#data	Move immediate to direct byte	3	3
MOV @Ri,A	Move A to indirect RAM	1	2
MOV @Ri,direct	Move direct byte to indirect RAM	2	2
MOV @Ri,#data	Move immediate to indirect RAM	2	2
MOV DPTR,#data16	Load data pointer with 16-bit constant	3	3
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A,@A+PC	Move code byte relative PC to A	1	3
MOVX A,@Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri,A	Move A to external data (8-bit address)	1	3
MOVX A,@DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR,A	Move A to external data (16-bit address)	1	3

PRELIMINARY



Mnemonic	Description	Bytes	Clock Cycles
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A,Rn	Exchange register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A,@Ri	Exchange indirect RAM with A	1	2
XCHD A,@Ri	Exchange low nibble of indirect RAM with A	1	2
	BOOLEAN MANIPULATION		
CLR C	Clear carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement carry	1	1
CPL bit	Complement direct bit	2	2
ANL C,bit	AND direct bit to carry	2	2
ANL C,/bit	AND complement of direct bit to carry	2	2
ORL C,bit	OR direct bit to carry	2	2
ORL C,/bit	OR complement of direct bit to carry	2	2
MOV C,bit	Move direct bit to carry	2	2
MOV bit,C	Move carry to direct bit	2	2
JC rel	Jump if carry is set	2	2/3
JNC rel	Jump if carry not set	2	2/3
JB bit,rel	Jump if direct bit is set	3	3/4
JNB bit,rel	Jump if direct bit is not set	3	3/4
JBC bit,rel	Jump if direct bit is not set	3	3/4
JDC 010,101	PROGRAM BRANCHING	5	5/4
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16		3	4
SJMP rel	Long jump Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	
CJNE A,direct,rel	Compare direct byte to A and jump if not equal	3	2/3
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4 3/4
CJNE Rn,#data,rel	Compare immediate to register and jump if not equal	3	3/4
CJNE @Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn,rel	Decrement register and jump if not zero	2	2/3
DJNZ direct,rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1





Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through register R0-R1

rel - 8-bit, signed (two's compliment) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data 16 - 16-bit constant

bit - Direct-addressed bit in Data RAM or SFR.

addr 11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr 16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted \bigcirc Intel Corporation 1980.



9.2. MEMORY ORGANIZATION

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 8K bytes of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 9.2.

9.2.1. Program Memory

The CIP-51 has a 8K-byte program memory space. The MCU implements 8320 bytes of this program memory space as in-system, reprogrammable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x207F. Note: 512 bytes (0x1E00 - 0x1FFF) of this memory are reserved for factory use and are not available for user program storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section 10 Flash Memory for further details.

9.2.2. Data Memory


The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct bit addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F will access the upper 128 bytes of data memory. Figure 9.2 illustrates the data memory organization of the CIP-51.

Additionally, the C8051F206/226/236 feature 1024 Bytes of RAM mapped in the external data memory space. All address locations may be accessed using the MOVX instruction. (Please see Section 11).



Figure 9.2. Memory Map





9.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of generalpurpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 9.6). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

9.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX. B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22h.3

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the user Carry flag.

9.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCU also has built-in hardware for a stack record. The stack record is a 32-bit shift register, where each Push or increment SP pushes one record bit onto the register, and each Call pushes two record bits onto the register. (A Pop or decrement SP pops one record bit, and a Return pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the emulator software even with the MCU running full-speed debug.



9.3. SPECIAL FUNCTION REGISTERS

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 9.3 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 9.3, for a detailed description of each register.

F8	SPI0CN							WDTCN
F0	В	P0MODE	P1MODE	P2MODE	P3MODE ²		EIP1	EIP2
E8	ADC0CN1							RSTSRC
E0	ACC	PRT0MX	PRT1MX	PRT2MX			EIE1	EIE2
D8								
D0	PSW	REF0CN						
C8	T2CON		RCAP2L	RCAP2H	TL2	TH2		
C0					ADC0GTL ⁴	ADC0GTH1	ADC0LTL ⁴	ADC0LTH1
B8	IP			AMX0SL ¹	ADC0CF1		ADC0L ⁴	ADC0H1
B0	P3	OSCXCN	OSCICN				FLSCL	FLACL
A8	IE					PRT1IF		EMI0CN ³
A0	P2				PRT0CF	PRT1CF	PRT2CF	PRT3CF
98	SCON	SBUF	SPI0CFG	SPI0DAT		SPIOCKR	CPT0CN	CPT1CN
90	P1							
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH				PCON
		1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

Table 9.2. Special Function Register Memory Map

Bit Addressable

¹C8051F230/1/6 Do not have these registers.

²C8051F221/231 Does not have this register (32 pin package).

³On the C8051F206 and C8051F226/236 only.

⁴On the C8051F206 only (12-bit ADC)

Table 9.3. Special Function Registers

SFR's are listed in alphabetical order.

Address	Register	Description	Page No.
0xE0	ACC	Accumulator	64
0xBC	ADC0CF	ADC Configuration	28
0xE8	ADC0CN	ADC Control	29
0xC5	ADC0GTH ¹	ADC Greater-Than Data Word (High Byte)	30
0xC4	ADC0GTL ⁴	ADC Greater Than Data Word (Low Byte)	39

PRELIMINARY



Address	Register	Description	Page No.
0xBF	ADC0H ¹	ADC Data Word (High Byte)	30
0xBE	ADC0L ⁴	ADC Data Word (Low Byte)	38
0xC7	ADC0LTH ¹	ADC Less-Than Data Word (High Byte)	30
0xCE	ADC0LTL ⁴	ADC Less Than Data Word (Low Byte)	39
0xBB	AMX0SL	ADC MUX Channel Selection	27
0xF0	В	B Register	64
0x8E	CKCON	Clock Control	121
0x9E	CPT0CN	Comparator 0 Control	46
0x9F	CPT1CN	Comparator 1 Control	48
0x83	DPH	Data Pointer (High Byte)	62
0x82	DPL	Data Pointer (Low Byte)	62
0xE6	EIE1	Extended Interrupt Enable 1	69
0xE7	EIE2	Extended Interrupt Enable 2	70
0xF6	EIP1	External Interrupt Priority 1	71
0xF7	EIP2	External Interrupt Priority 2	72
0xAF	EMI0CN ³	External Memory Interface Control	80
0xB7	FLACL	Flash Memory Read Limit	79
0xB6	FLSCL	Flash Memory Timing Prescaler	79
0xA8	IE	Interrupt Enable	67
0xB8	IP	Interrupt Priority Control	68
0xB2	OSCICN	Internal Oscillator Control	88
0xB1	OSCXCN	External Oscillator Control	89
0x80	P0	Port 0 Latch	95
0x90	P1	Port 1 Latch	96
0xA0	P2	Port 2 Latch	98
0xB0	P3	Port 3 Latch	98
0xF1	POMODE	Port0 Digital/Analog Output Mode	98
0xF2	P1MODE	Port1 Digital/Analog Output Mode	98
0xF3	P2MODE	Port2 Digital/Analog Output Mode	98
0xF4	P3MODE ²	Port3 Digital/Analog Output Mode	88
0x87	PCON	Power Control	74
0xA4	PRT0CF	Port 0 Configuration	95
0xA5	PRT1CF	Port 1 Configuration	96
0xAD	PRT1IF	Port 1 Interrupt Flags	97
0xA6	PRT2CF	Port 2 Configuration	98
0xA7	PRT3CF	Port 3 Configuration	99
0xE1	PRT0MX	Port 0 Multiplexer I/O Configuration	79
0xE2	PRT1MX	Port 1 Multiplexer I/O Configuration	80
0xE3	PRT2MX	Port 2 Multiplexer I/O Configuration	80
0x8F	PSCTL	Program Store RW Control	78
0xD0	PSW	Program Status Word	63

PRELIMINARY



Address	Register	Description	Page No.
0xCB	RCAP2H	Counter/Timer 2 Capture (High Byte)	128
0xCA	RCAP2L	Counter/Timer 2 Capture (Low Byte)	128
0xD1	REF0CN	Voltage Reference Control Register	44
0xEF	RSTSRC	Reset Source Register	85
0x99	SBUF	Serial Data Buffer (UART)	113
0x98	SCON	Serial Port Control (UART)	114
0x81	SP	Stack Pointer	62
0x9A	SPI0CFG	Serial Peripheral Interface Configuration	105
0x9D	SPI0CKR	SPI Clock Rate	107
0xF8	SPI0CN	SPI Bus Control	106
0x9B	SPI0DAT	SPI Port 1Data	107
0xC8	T2CON	Counter/Timer 2 Control	127
0x88	TCON	Counter/Timer Control	119
0x8C	TH0	Counter/Timer 0 Data Word (High Byte)	122
0x8D	TH1	Counter/Timer 1 Data Word (High Byte)	122
0xCD	TH2	Counter/Timer 2 Data Word (High Byte)	128
0x8A	TL0	Counter/Timer 0 Data Word (Low Byte)	122
0x8B	TL1	Counter/Timer 1 Data Word (Low Byte)	122
0xCC	TL2	Counter/Timer 2 Data Word (Low Byte)	128
0x89	TMOD	Counter/Timer Mode	120
0xFF	WDTCN	Watchdog Timer Control	84
0x84-86, 0x91-97, 0x9C, 0xA1-A3, 0xA9-AC, 0xAE, 0xB3-B5, 0xB9- BA, 0xBD-BE,0xC0-C4, 0xC6,0xCE-CF,0xD2- DF,0xE9-EE,0xF5,0xF9- FE		Reserved	

¹C8051F230/1/6 Do not have these registers. ²C8051F221/231 Does not have this register (32 pin package). ³On the C8051F206 and C8051F226/236 only.

⁴On the C8051F206 only (12-bit ADC)



9.3.1. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should be set to logic 0. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

Figure 9.3. SP: Stack Pointer




Figure 9.4. DPL: Data Pointer Low Byte




Figure 9.5. DPH: Data Pointer High Byte






Figure 9.6. PSW: Program Status Word

R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
CY	AC		F0	RS1	RS0	OV	F1	PARITY	0000000
Bit7	Bit6		Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Addres 0xD0
Bit7:		s set whe			operation resu ther arithmeti		(addition) o	r a borrow	
				by all 0	ulei altullileu	e operations.			
Bit6:	AC: Auxi	•			<i>.</i> •	1, •	• • • • 1 1•••	`	
		om (subt			operation resu er nibble. It i				
Bit5:	F0: User I This is a h		ssable gener	al-nurn	ose flag for us	e under softw	are control		
	11115 15 4 (Jit-addie	ssaule, gener	ai-puip	ise mag for us	e under softw			
Bits4-3	: RS1-RS0:	Registe	r Bank Selec	et.					
		-			used during	register acces	ses.		
						-			
	RS1	RS0	Register B		Address				
	0	0	0		0x00-0x07				
	0	1	1		0x08-0x0F				
	1	0	2		0x10-0x17				
	1	1	3	0	x18-0x1F				
D A		a 51							
Bit2:	OV: Over		-			1. 1.	(1 1 1 · · · ·)		
					operation res				
	·		verflow (mu	ltiply or	divide). It is	cleared to 0 b	y all other a	rithmetic	
	operation	S.							
Bit1:	F1: User l	Flag 1							
Diti.			ssable, gener	al purpo	ose flag for us	e under softw	are control.		
Bit0:	PARITY:	Parity F	'lag.						
	This bit is	s set to 1	if the sum of	f the eig	ht bits in the a	ccumulator is	odd and cle	eared if the	
	sum is eve			-					






Figure 9.7. ACC: Accumulator

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xE0
	ACC: Accumu his register is		lator for arith	imetic operati	ons.			

Figure 9.8. B: B Register





9.4. INTERRUPT HANDLER

The CIP-51 includes an extended interrupt system supporting up to 22 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

9.4.1. MCU Interrupt Sources and Vectors

The MCU allocates 9 interrupt sources to on-chip peripherals. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. The MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 9.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

9.4.2. External Interrupts

Two of the external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

The interrupt-pending flags for these interrupts are in the Port 1 Interrupt Flag Register shown in Fig 13.10.



Interrupt Source	Interrupt Vector	Priority Order	Interrupt-Pending Flag	Enable
Reset	0x0000	Тор	None	Always enabled
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	EX0 (IE.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	ET0 (IE.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	EX1 (IE.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	ET1 (IE.3)
Serial Port (UART)	0x0023	4	RI (SCON.0)	ES (IE.4)
			TI (SCON.1)	
Timer 2 Overflow (or EXF2)	0x002B	5	TF2 (T2CON.7)	ET2 (IE.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0STA.7)	ESPI0 (EIE1.0)
ADC0 Window Comparison	0x0043	8	ADWINT (ADC0CN.2)	EWADC0 (EIE1.2)
Comparator 0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	ECP0F (EIE1.4)
Comparator 0 Rising Edge	0x005B	11	CPORIF (CPT0CN.3)	ECPOR (EIE1.5)
Comparator 1 Falling Edge	0x0063	12	CP1FIF (CPT1CN.4)	ECP1F (EIE1.6)
Comparator 1 Rising Edge	0x006B	13	CP1RIF (CPT1CN.3)	ECP1R (EIE1.7)
ADC0 End of Conversion	0x007B	15	ADCINT (ADC0CN.5)	EADC0 (EIE2.1)
External Interrupt 4	0x0083	16	IE4 (PRT1IF.4)	EX4 (EIE2.2)
External Interrupt 5	0x008B	17	IE5 (PRT1IF.5)	EX5 (EIE2.3)
External Interrupt 6	0x0093	18	IE6 (PRT1IF.6)	EX6 (EIE2.4)
External Interrupt 7	0x009B	19	IE7 (PRT1IF.7)	EX7 (EIE2.5)
Unused Interrupt Location	0x00A3	20	None	Reserved (EIE2.6)
External Crystal OSC Ready	0x00AB	21	XTLVLD (OSCXCN.7)	EXVLD (EIE2.7)

Table 9.4. Interrupt Summary

9.4.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate.

9.4.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. **NOTE**: If a FLASH write or erase is performed, the MCU is stalled during the operation and interrupts will not be serviced until the operation is complete. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



9.4.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Figure 9.9. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
EA	-	ET2	ES	ET1	EX1	ET0	EX0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address					
							(bit addressable)	0xA8					
Bit7:	EA: Enable Al	l Interrupts.											
	This bit global	ly enables/d	isables all int	errupts. It o	verrides the in	dividual int	errupt mask						
	settings.												
	0: Disable all i												
	1: Enable each	interrupt ac	cording to its	individual n	nask setting.								
Bit6:	UNUSED. Re	ad = 0, Wri	te = don't car	e.									
Bit5:	ET2: Enable T												
	This bit sets the masking of the Timer 2 interrupt.												
	0: Disable all Timer 2 interrupts.												
	1: Enable inter	rrupt reques	ts generated b	by the TF2 fl	ag (T2CON.	7)							
Bit4:	ES: Enable Ser												
	This bit sets the masking of the Serial Port (UART) interrupt.												
	0: Disable all UART interrupts.1: Enable interrupt requests generated by the R1 flag (SCON.0) or T1 flag (SCON.1).												
	1: Enable inter	rrupt reques	ts generated b	by the R1 fla	g (SCON.0) o	r T1 flag (S	CON.1).						
D:42		· 1 T											
Bit3:	ET1: Enable T			•									
	This bit sets the			interrupt.									
	0: Disable all			(1									
	1: Enable inter	rrupt reques	ts generated t	by the IFI fl	ag(1CON./)								
Bit2:	EX1: Enable E	vternal Inte	rrunt 1										
DIL2.	This bit sets the			errunt 1									
				inupt 1.									
	0: Disable external interrupt 1.1: Enable interrupt requests generated by the /INT1 pin.												
	1. Lindole inter	inupt reques	ts generated t	by the /month	pin.								
Bit1:	ET0: Enable T	imer () Inter	rupt.										
2	This bit sets the			interrunt									
	0: Disable all			inter apa									
	1: Enable inter		-	ov the TF0 fl	ag (TCON.5)								
		<u>r</u>	Brindida	,									
Bit0:	EX0: Enable E	xternal Inte	rrupt 0.										
	This bit sets the			errupt 0.									
	0: Disable exte			T									
	1: Enable inter												



Figure 9.10. IP: Interrupt Priority

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	PT2	PS	PT1	PX1	PT0	PX0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Address: 0xB8				
							(bit addressable)	UXDo				
Dita7 6	UNILISED D	ad = 0.0b W	mita — dam't a									
Dits/-0	UNUSED. Re	au – 000, w	rite – don t c	are.								
Bit5:	PT2 Timer 2 I	nterrupt Prio	rity Control.									
	PT2 Timer 2 Interrupt Priority Control. This bit sets the priority of the Timer 2 interrupts.											
	0: Timer 2 int				riority order.							
	1: Timer 2 int	terrupts set to	high priority	level.								
				~ .								
Bit4:	PS: Serial Por											
	This bit sets th											
	0: UART inte 1: UART inte				fority order.							
	I. UARI IIId	situpis set io	lingii priority	ievei.								
Bit3:	PT1: Timer 1	Interrupt Price	oritv Control.									
	This bit sets th											
	0: Timer 1 int				riority order.							
	1: Timer 1 int											
-			~									
Bit2:	PX1: External											
	This bit sets th											
	0: External In				t priority orde	er.						
	1: External In	llerrupt I set	to high priori	ty level.								
Bit1:	PT0: Timer 0	Interrupt Price	oritv Control.									
	This bit sets th											
	0: Timer 0 int				riority order.							
	1: Timer 0 int				2							
		-										
Bit0:	PX0: External											
	This bit sets th											
	0: External Interrupt 0 priority determined by default priority order.1: External Interrupt 0 set to high priority level.											
	1: External In	iterrupt 0 set	to nigh priori	ty level.								



Figure 9.11. EIE1: Extended Interrupt Enable 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
ECP1R	ECP1F	ECPOR	ECP0F	-	EWADC0	-	ESPIO	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xE6				
								OALO				
Bit7:	ECP1R: Enab	le Comparato	vr 1 (CP1) Pi	sing Edge Ir	torrunt							
DIt/.					nerrupt.							
	This bit sets the masking of the CP1 interrupt.0: Disable CP1 Rising Edge interrupt.											
	1: Enable interrupt requests generated by the CP1RIF flag (CPT1CN.3).											
			C	•	U X	,						
Bit6:	ECP1F: Enabl	1	· /	0 0	nterrupt.							
	This bit sets th			errupt.								
	0: Disable CF	-										
	1: Enable inte	errupt request	is generated t	by the CPIF.	IF flag (CPT1C	(N.4).						
Bit5:	ECP0R: Enab	le Comparato	or 0 (CP0) Ri	sing Edge Ir	nterrupt.							
	This bit sets th				<i>•</i> F ··							
	0: Disable CF			1								
	1: Enable inte	errupt request	ts generated b	by the CP0R	IF flag (CPT00	CN.3).						
		~	. (
Bit4:	ECP0F: Enabl				nterrupt.							
	This bit sets th 0: Disable CF			errupt.								
				ov the CP0F	IF flag (CPT0C	'N 4)						
		in apt request	is generated (sy the er or								
Bit3:	Reserved. Re	ad = 0, Write	e = don't care									
Bit2:	EWADC0: En											
	This bit sets th 0: Disable AI				e interrupt.							
			-	-	indow Compar	isons						
	1. Enable Int	mupt reques	is generated t	Jy ADCU W	indow Compan	150115.						
Bit1:	Reserved. Re	ad = 0, Write	e = don't care									
Bit0:	ESPI0: Enable				ot.							
	This bit sets th	-		ıpt.								
	0: Disable all					n.						
	1: Enable Inte	errupt reques	ts generated b	by the SPIF	flag (SPI0CN.7).						



C8051F206 C8051F220/1/6 C8051F230/1/6

Figure 9.12. EIE2: Extended Interrupt Enable 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
EXVLD	- D'14	EX7	EX6	EX5	EX4	EADC0	- D:40	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xE7
								UAL /
D:47		1 14	C1. 1. C	V.1.1.1 (VTI				
Bit7:	EXVLD: Enal			· ·	VLD) Interru	upt.		
	This bit sets th			D interrupt.				
	0: Disable all							
	1: Enable inte	errupt request	is generated t	by the XILV	LD flag (OS	CACN./)		
D:+6.	Reserved. Mu	at remite 0 D	landa ()					
Bit6:	Reserved. Int	ist write 0. R	leads 0.					
Bit5:	EX7: Enable I	External Inter	runt 7					
	This bit sets th			errupt 7				
	0: Disable Ex			enupt 7.				
	1: Enable inte			w the Extern	al Interrunt 7	7 input pin		
	1. Endole inte	inup: request	is generated t	by the Extern	ai interrupt /	mpat pin.		
Bit4:	EX6: Enable I	External Inter	rupt 6.					
	This bit sets th			errunt 6				
	0: Disable Ex			en apr o.				
	1: Enable inte			ov the Extern	al Interrunt 6	5 input pin		
		in up the quest	is generated (y the Entern	ur meen ape (mpar pin.		
Bit3:	EX5: Enable I	External Inter	rupt 5.					
	This bit sets th			errupt 5.				
	0: Disable Ex			1				
	1: Enable inte			by the Extern	al Interrupt 5	5 input pin.		
			C	•	1			
Bit2:	EX4: Enable I	External Inter	rupt 4.					
	This bit sets th	ne masking of	f External Int	errupt 4.				
	0: Disable Ex	ternal Interru	ıpt 4.					
	1: Enable inte	errupt request	ts generated b	by the Extern	al Interrupt 4	1 input pin.		
Bit1:	EADC0: Enab			1				
	This bit sets th				ersion Interru	pt.		
	0: Disable AI		-					
	1: Enable inte	errupt request	ts generated b	by the ADC0	Conversion	Interrupt.		
D'10	D 1 D	1 0 117 1	1 .					
Bit0:	Reserved. Rea	ad = 0, Write	e = don't care					





Figure 9.13. EIP1: Extended Interrupt Priority 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PCP1R	PCP1F	PCP0R	PCP0F	-	PWADC0	-	PSPI0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF6
Bit7:	PCP1R: Comp	arator 1 (CP	1) Rising Inte	errupt Priori	tv Control.			
	This bit sets th				· · · · · · · · · · · · · · · · · · ·			
	0: CP1 rising							
	1: CP1 rising	interrupt set	to high priori	ty level.				
Dive		1 (CD)						
Bit6:	PCP1F: Comp		· •	-	ty Control.			
	This bit sets th 0: CP1 falling							
	1: CP1 falling							
	i. ei i iunng	, interrupt set	to ingli pitoi	ity it tot.				
Bit5:	PCP0R: Comp	oarator 0 (CP	0) Rising Inte	errupt Priori	ty Control.			
	This bit sets th							
	0: CP0 rising							
	1: CP0 rising	interrupt set	to high priori	ty level.				
Bit4:	DCDOE: Comm	anatan (CD))) Ealling Int	ammunt Duiani	ty Control			
DII4:	PCP0F: Comp This bit sets th				ty Control.			
	0: CP0 falling	1 *		1				
	1: CP0 falling	· 1	1	•				
		, •F						
Bit3:	Reserved. Rea	ad = 0, Write	= don't care					
D:42.		alas ta Disi	al Commenter	0)) Tasta amarat	Dui suites Court	1
Bit2:	This bit sets th				ompare (ADCO)) Interrupt	Priority Cont	rol.
	0: ADC0 wine							
	1: ADC0 wind							
		I	F	8 F				
Bit1:	UNUSED. Re	ead = 0, Write	e = don't care	е.				
Bit0:	DCDIO: Sorial	Darinharal In	tarfaaa () Inta	rmint Driarit	v Control			
DIIU.	PSPI0: Serial This bit sets th				y Control.			
	0: SPI0 interr	· ·						
	1: SPI0 interr							
		1	r					
1								
1								





Figure 9.14. EIP2: Extended Interrupt Priority 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
PXVLD	-	PX7	PX6	PX5	PX4	PADC0	-	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF7					
Bit7:	PXVLD: Exte This bit sets th 0: XTLVLD 1: XTLVLD	he priority of interrupt set t	the XTLVL	D interrupt. ty level.	nterrupt Prior	rity Control.							
Bit6:	Reserved. Mu	eserved. Must write 0. Reads 0.											
Bit5:	This bit sets the ofference of the ofference ofference ofference of the ofference ofference of the ofference offeren	 X7: External Interrupt 7 Priority Control. This bit sets the priority of the External Interrupt 7. External Interrupt 7 set to low priority level. External Interrupt 7 set to high priority level. 											
Bit4:	PX6: External This bit sets the 0: External In 1: External In	he priority of nterrupt 6 set	the External to low priori	Interrupt 6. ty level.									
Bit3:	PX5: Externa This bit sets th 0: External Ir 1: External Ir	he priority of nterrupt 5 set	the External to low priori	Interrupt 5. ty level.									
Bit2:	PX4: External This bit sets th 0: External Ir 1: External Ir	he priority of the priority of	the External to low priori	Interrupt 4. ty level.									
Bit1:	PADC0: ADC End of Conversion Interrupt Priority Control.This bit sets the priority of the ADC0 End of Conversion Interrupt.0: ADC0 End of Conversion interrupt set to low priority level.1: ADC0 End of Conversion interrupt set to high priority level.												
Bit0:	Reserved. Re	ad = 0, Write	= don't care	9.									



9.5. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 9.15 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Turning off the active oscillator saves even more power, but requires a reset to restart the MCU.

9.5.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU will resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 12.7 Watchdog Timer for more information on the use and configuration of the WDT.

9.5.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of 100µsec.



Figure 9.15. PCON: Power Control Register

R/W SMOD Bit7	R/W GF4 Bit6	R/W GF3 Bit5	R/W GF2 Bit4	R/W GF1 Bit3	R/W GF0 Bit2	R/W STOP Bit1	R/W IDLE Bit0	Reset Value 00000000 SFR Address: 0x87			
Bit7:											
Bits6-2:	GF4-GF0: Ger These are gene		0	under softwa	re control.						
Bit1:	STOP: Stop M Setting this bit 1: Goes into p	will place th				always be read	d as 0.				
Bit0:	IDLE: Idle Mo Setting this bit 1: Goes into id Ports, and 2	will place th	Shuts off cloc	k to CPU, bu		•					



10. FLASH MEMORY

This MCU includes 8k + 128 bytes of on-chip, reprogrammable Flash memory for program code and non-volatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the JTAG interface or by software using the MOVX instruction. Once cleared to 0, a Flash bit must be erased to set it back to 1. The bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution. Data polling to determine the end of the write/erase operation is not required. The Flash memory is designed to withstand at least 10,000 write/erase cycles. Refer to Table 10.1 for the electrical characteristics of the Flash memory.

10.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the JTAG interface using programming tools provided by Cygnal or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program Flash memory, see Section 18.1.

The Flash memory can be programmed by software using the MOVX instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, flash write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. Writing to Flash remains enabled until the PSWE bit is cleared by software.

Writes to Flash memory can clear bits but cannot set them. Only an erase operation can set bits in Flash. Therefore, the byte location to be programmed must be erased before a new value can be written. The 8kbyte Flash memory is organized in 512-byte sectors. The erase operation applies to an entire sector (setting all bytes in the sector to 0xFF). Setting the PSEE Program Store Erase Enable bit (PSCTL.1) and PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 and then using the MOVX command to write a data byte to any byte location within the sector will erase an entire 512-byte sector. The data byte written can be of any value because it is not actually written to the Flash. Flash erasure remains enabled until the PSEE bit is cleared by software. The following sequence illustrates the algorithm for programming the Flash memory by software:

- 1. Enable Flash Memory write/erase in FLSCL Register using FLASCL bits.
- 2. Set PSEE (PSCTL.1) to enable Flash sector erase.
- 3. Set PSWE (PSCTL.0) to enable Flash writes.
- 4. Use MOVX to write a data byte to any location within the 512-byte sector to be erased.
- 5. Clear PSEE to disable Flash sector erase.
- 6. Use MOVX to write a data byte to the desired byte location within the erased 512-byte sector. Repeat until finished. (Any number of bytes can be written from a single byte to and entire sector.)
- 7. Clear the PSWE bit to disable Flash writes.

Write/Erase timing is automatically controlled by hardware based on the prescaler value held in the Flash Memory Timing Prescaler register (FLSCL). The 4-bit prescaler value FLASCL determines the time interval for write/erase operations. The FLASCL value required for a given system clock is shown in Figure 10.3, along with the formula used to derive the FLASCL values. When FLASCL is set to 1111b, the write/erase operations are disabled. Note that code execution in the 8051 is stalled while the Flash is being programmed or erased.

Table 10.1. FLASH Memory Electrical Characteristics

VDD = 2.7 to 3.6V, -40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIO	NS	MIN	ТҮР	MAX	UNITS
Endurance			10k	100k		Erase/Wr
Erase/Write Cycle Time				10		ms



10.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX instruction and read using the MOVC instruction.

The MCU incorporates an additional 128-byte sector of Flash memory located at 0x2000 - 0x207F. This sector can be used for program code or data storage. However, its smaller sector size makes it particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. Next, the sector is erased, the data set updated and the data set returned to the original sector. The 128-byte sector-size facilitates updating data without wasting program memory space by allowing the use of internal data RAM for temporary storage. (A normal 512-byte sector is too large to be stored in the 256-byte internal data memory.)


10.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and the Program Store Erase Enable (PSCTL.1) bits protect the Flash memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can modify the Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0x1DFE and 0x1DFF protect the Flash program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 1kbyte block of memory. Clearing a bit to logic 0 in a Read lock byte prevents the corresponding block of Flash memory from being read across the JTAG interface. Clearing a bit in the Write/Erase lock byte protects the block from JTAG erasures and/or writes. The Read lock byte is at location 0x1DFF. The Write/Erase lock byte is located at 0x1DFE. Figure 10.1 shows the location and bit definitions of the security bytes. The 512-byte sector containing the lock byte cannot be erased by software.



Figure 10.1. Flash Program Memory Security Bytes



FLASH Read Lock Byte

Bits7-0: Each bit locks a corresponding block of memory. (Bit 7 is MSB.)

0: Read operations are locked (disabled) for corresponding block across the JTAG interface.

1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

FLASH Write/Erase Lock Byte

Bits7-0: Each bit locks a corresponding block of memory.

0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.

1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.

FLASH Access Limit Register (FLACL)

The content of this register is used as the high byte of the 16-bit software read limit address. The 16bit read limit address value is calculated as 0xNN00 where NN is replaced by content of this register on reset. Software running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase, locations below this address. Any attempts to read locations below this limit will return the value 0x00.

The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. However, the only means of removing a lock once set is to erase the entire program memory space by performing a JTAG erase operation. **NOTE: Erasing the Flash memory block containing the security bytes will automatically initiate erasure of the entire program memory space (except for the reserved area).** This erasure can only be performed via the JTAG. If a non-security byte in the 0x1C00-0x1DFF page is written to in order to perform an erasure of that page, then that page *including the security bytes* will be erased.

The Flash Access Limit security feature protects proprietary program code and data from being read by software running on the CIP-51. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.



The Software Read Limit (SRL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x0000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will always return a data value of 0x00.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the value-added firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the Flash Access Register. The 16-bit SRL address is calculated as 0xNN00, where NN is the contents of the SRL Security Register. Thus, the SRL can be located on 256-byte boundaries anywhere in program memory space. However, the 512-byte erase sector size essentially requires that a 512 boundary be used. The contents of a non-initialized SRL security byte is 0x00, thereby setting the SRL address to 0x0000 and allowing read access to all locations in program memory space by default.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	PSEE	PSWE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8F
Bits7-2	: UNUSED. Re	ad = 000000	b, Write = do	on't care.				
Bit1:	PSEE: Program	n Store Eras	e Enable.					
	Setting this bit			the Flash pros	aram memor	v to be erased	l (provided tl	ne PSWE
	bit is set to '1'					•		
	the entire page		0		•	U		
	byte written do	es not matte	er.	•				
	0: Flash progra	am memory	erasure disabl	led.				
	1: Flash progra	am memory	erasure enable	ed.				
Bit0:	PSWE: Progra	m Store Wri	te Enable.					
	Setting this bit	allows writi	ng a byte of d	lata to the Fla	ish program	memory using	g the MOVX	,
	instruction. Th	ne location n	nust be erased	l before writing	ng data.			
	0: Write to Fla	sh program :	memory disab	oled.				
	1: Write to Fla	sh program :	memory enab	led.				

Figure 10.2.	PSCTL:	Program	Store	RW	Control
--------------	---------------	---------	-------	----	---------



Figure 10.3	FLSCL: Flash	Memory	Timing	Prescalar
rigure 10.5.	TLSCL. Flash	i wiemoi y	Timing	rescaler

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
FOSE	FRAE			IX/ W	FLA		IV/ W	10001111					
Bit7	Bit6	- Bit5	- Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
DR/	Dito	Dito	Ditt	Dits	Ditz	Ditt	Ditto	0xB6					
D:47	FORE EL.I.												
	FOSE: Flash (
	0: Flash One-shot timer disabled.1: Flash One-shot timer enabled												
	1: Flash One-shot timer enabled Bit6: FRAE: Flash Read Always Enable												
	0: Flash reads												
	1: Flash alway												
	UNUSED. Re			care.									
	FLASCL: Flas												
	This register s				system clock	required to	generate the						
	correct timing	for Flash wr	ite/erase oper	rations. If the	e prescaler is	set to 1111b,	Flash						
	write/erase op	erations are o	lisabled.		-								
	0000: System	Clock < 50k	Hz										
	0001: 50kHz s	•											
	0010: 100kHz	•											
	0011: 200kHz	•											
	0100: 400kHz	•											
	0101: 800kHz	•											
	0110: 1.6MHz	•											
	0111: 3.2MHz	•											
	1000: 6.4MHz	•											
	1001: 12.8MH	•											
	1010: 25.6MH	•											
	1011, 1100, 1												
	1111: Flash M	lemory Write	/Erase Disab	led									
	The prescaler	value is the s	mallest value	e satisfying th	e following e	equation:							
	FLASCL > log				5	•							
	*For test purp	oses. The Ca	3051F2xx is 1	not guarantee	ed to operate of	over 25MHz.							

Figure 10.4. FLACL: Flash Access Limit

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xB7
	This register h							
:	address. The e replaced by co subsequent wr	ntents of FL	ACL. A writ	e to this regis				



11. ON-BOARD XRAM (C8051F226/236/206)

The C8051F226/F236/206 features 1024 Bytes of RAM mapped into the external data memory space. All address locations may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using indirect MOVX addressing mode. If the MOVX instruction is used with an 8-bit operand (such as @R1), then the high byte is the External Memory Interface Control Register (EMI0CN, shown in Figure 11.1). Addressing using 8 bits will map to one of four 256-byte pages, and these pages are selected by setting the PGSEL bits in the EMI0CN register.

NOTE: The MOVX instruction is also used for write to the FLASH memory. Please see section 10 for details. The MOVX instruction will access XRAM by default.

For any of the addressing modes, the upper 6 bits of the 16-bit external data memory address word are "don't cares". As a result, the 1024-byte RAM is mapped modulo style ("wrap around") over the entire 64k of possible address values. For example, the XRAM byte at address 0x0000 is also at address 0x0400, 0x0800, 0x0C00, 0x1000, etc. This feature is useful when doing a linear memory fill, as the address pointer does not have to be reset when reaching the RAM block boundary.

R	R	R	R	R	R	R/W	R/W	Reset Value
-	-	-	-	-	-	PGSEL1	PGSEL0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xAF
3/-2. INOU								
ts1-0: XRA The XI MOV2 1k add 00:0x0	M Page Selec RAM Page Se	elect bits pro effectively se	vide the high lecting a 256	byte page of	fRAM. Th	al memory ad e upper 6 bits ldress space.		-

Figure 11.1. EMI0CN: External Memory Interface Control



12. RESET SOURCES

The reset circuitry of the MCU allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the CIP-51 halts program execution, forces the external port pins to a known state and initializes the SFRs to their defined reset values. Interrupts and timers are disabled. On exit, the program counter (PC) is reset, and program execution starts at location 0x0000.

All of the SFRs are reset to predefined values. The reset values of the SFR bits are defined in the SFR detailed descriptions. The contents of internal data memory are not changed during a reset and any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic ones), activating internal weak pull-ups which take the external I/O pins to a high state. The external I/O pins do not go high immediately, but will go high within 4 system clock cycles after entering the reset state. If the source of reset is from the VDD Monitor or writing a '1' to the PORSF bit, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the MCU uses the internal oscillator running at 2MHz as the system clock by default. Refer to Section 13 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval. (Section 12.7 details the use of the Watchdog Timer.) Once the system clock source is stable, program execution begins at location 0x0000.

There are six sources for putting the MCU into the reset state: power-on/power-fail (VDD monitor), external /RST pin, software commanded, Comparator 0, Missing Clock Detector, and Watchdog Timer. Each reset source is described below:




Figure 12.1. Reset Sources Diagram



12.1. Power-on Reset

The CIP-51 incorporates a power supply monitor that holds the MCU in the reset state until VDD rises above the V_{RST} level during power-up. (See Figure 12.2 for timing diagram, and refer to Table 12.1 for the Electrical Characteristics of the power supply monitor circuit.) The /RST pin is asserted (low) until the end of the 100msec VDD Monitor timeout in order to allow the VDD supply to become stable. The VDD monitor is enabled by pulling the MONEN pin high (available only on 48-pin packages). The VDD monitor may be disabled by pulling the MONEN pin low.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset.

12.2. Software Forced Reset

Writing a 1 to the PORSF bit forces a Power-On Reset as described in Section 12.1.




Figure 12.2. VDD Monitor Timing Diagram

12.3. Power-fail Reset

When the VDD monitor is enabled the MONEN pin (not on C8051F221/F231 32 pin parts) is "pulled high", and power-down transition or power irregularity causes VDD to drop below V_{RST} , the power supply monitor will drive the /RST pin low and return the CIP-51 to the reset state (see Figure 12.2). When VDD returns to a level above V_{RST} , the CIP-51 will leave the reset state in the same manner as that for the power-on reset. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag is set, the data may no longer be valid.



12.4. External Reset

The external /RST pin provides a means for external circuitry to force the CIP-51 into a reset state. Asserting an active-low signal on the /RST pin will cause the CIP-51 to enter the reset state. Although there is a weak pull-up, it may be desirable to provide an external pull-up and/or decoupling of the /RST pin to avoid erroneous noise-induced resets. The CIP-51 will remain in reset until at least 12 clock cycles after the active-low /RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset. The /RST pin is 5V tolerant.

12.5. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100 μ sec, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads 0. The state of the /RST pin is unaffected by this reset. Setting the MSCLKE bit in the OSCICN register (see Figure 13.2) enables the Missing Clock Detector.

12.6. Comparator 0 Reset

Comparator 0 can be configured as a reset input by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator 0 should be enabled using CPT0CN.7 (see Figure 8.3) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. When configured as a reset, if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the MCU is put into the reset state. After a Comparator 0 Reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator 0 as the reset source; otherwise, this bit reads 0. The state of the /RST pin is unaffected by this reset.

12.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. The WDT will force the MCU into the reset state when the watchdog timer overflows. To prevent the reset, the WDT must be restarted by application software before the overflow occurs. If the system experiences a software/hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

The WDT is automatically enabled and started with the default maximum time interval on exit from all resets. If desired, the WDT can be disabled by system software or locked 'on' to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.



12.7.1. Watchdog Usage

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 12.3.

Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT.

CLR EA ; disable all interrupts MOV WDTCN,#0DEh ; disable watchdog timer MOV WDTCN,#0ADh ; SETB EA ; re-enable interrupts

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in their initialization code.

Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

 $4^{3+WDTCN[2:0]} x T_{SYSCLK}$, (where T_{SYSCLK} is the system clock period).

For a 2.0 MHz system clock, this provides an interval range of 32msec to 524msec. WDTCN.7 must be written as 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] is 111b after a system reset.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								xxxxx111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xFF
Bits7-0:	WDT Control							
	Writing 0xA5	both enables	and reloads	the WDT.				
	Writing 0xDE				ables the WI	т		
	Writing 0xFF			•				
Bit4:	Watchdog Stat			IIC.				
DII4.	U	· · · · · · · · · · · · · · · · · · ·	/	. Watahdaa	Timor Status	-		
	Reading the W		it indicates tr	ie watchdog	Timer Status	5.		
	0: WDT is ina							
	1: WDT is act	tive						
Bits2-0:	Watchdog Tin	neout Interval	Bits					
	The WDTCN.	[2:0] bits set	the Watchdo	g Timeout In	terval. When	n writing thes	se bits,	
	WDTCN.7 mu			e		e	,	
			-					

Figure 12.3. WDTCN: Watchdog Timer Control Register





Figure 12.4. RSTSRC: Reset Source Register

	R	R/W	R/W	R	R	R/W	R	Reset Valu
-		CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	xxxxxxx
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
								0xEF
Alete.	De met eren men d	1						
(Note:	Do not use read	i-modify-wri	te operations	on this regist	er.)			
Bit7:	RESERVED.							
Bit6:	Not Used. Re	ad only 0b.						
Bit5:	CORSEF: Con	•	eset Enable a	nd Flag				
	Write			C				
	0: Comparato	or 0 is not a re	eset source					
	1: Comparato	or 0 is a reset	source					
	Read							
	0: Source of p	orior reset wa	is not from C	omparator 0				
	1: Source of p							
Bit4:	SWRSF: Soft	ware Reset F	orce and Flag	5				
	Write							
	0: No Effect							
	1: Forces an i	nternal reset	/RST pin is	not affected.				
	Read							
	0: Prior reset	source was r	ot from write	e to the SWR	SF bit.			
	1: Prior reset	source was f	rom write to	the SWRSF b	oit.			
Bit3:	WDTRSF: Wa	atchdog Tim	er Reset Flag	(Read only)				
	0: Source of p							
	1: Source of p							
Bit2:	MCDRSF: Mi	-						
	0: Source of p			-				
	1: Source of p				ector timeout	t.		
Bit1:	PORSF: Powe	er-On Reset I	Force and Fla	g				
	Write							
	0: No effect							
	1: Forces a Po	ower-On Res	et. $/RST$ is c	lriven low.				
	Read	•		0 D				
	0: Source of p							
D '/0	1: Source of p							
Bit0:	PINRSF: HW		-					
	0: Source of p			-				
	1: Source of p	prior reset wa	is from /RST	pın.				



Table 12.1. VDD Monitor Electrical Characteristics

-40°C to +85°C unless otherwise specified.


PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
/RST Output Low Voltage	$I_{OL} = 8.5 \text{mA}, \text{VDD} = 2.7 \text{ to } 3.6 \text{V}$			0.6	V
/RST Input High Voltage		0.8 x			V
		VDD			
/RST Input Low Voltage				0.2 x	V
				VDD	
/RST Input Leakage Current	/RST = 0.0V			50	μΑ
VDD for /RST Output Valid		1.0			V
Reset Threshold (Vrst)		2.40	2.55	2.70	V
Reset Time Delay	/RST rising edge after crossing reset	80	100	120	ms
	threshold				
Missing Clock Detector	Time from last system clock to reset	100	220	500	μs
Timeout	generation				



13. OSCILLATOR

The MCU includes an internal oscillator and an external oscillator drive circuit, either of which can generate the system clock. The MCU boots from the internal oscillator after any reset. This internal oscillator can be enabled/disabled and its frequency can be set using the Internal Oscillator Control Register (OSCICN) as shown in Figure 13.2. The internal oscillator's electrical specifications are given in Table 13.1.

Both oscillators are disabled when the /RST pin is held low. The MCU can run from the internal oscillator permanently, or it can switch to the external oscillator if desired using CLKSL bit in the OSCICN Register. The external oscillator requires an external resonator, crystal, capacitor, or RC network connected to the XTAL1/XTAL2 pins (see Figure 13.1). The oscillator circuit must be configured for one of these sources in the OSCXCN register. An external CMOS clock can also provide the system clock by driving the XTAL1 pin. The XTAL1 and XTAL2 pins are NOT 5V tolerant.







R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
MSCLKE		-	IFRDY	CLKSL	IOSCEN	IFCN1	IFCN0	00000100
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB2
Bit7: N	MSCLKE: Miss	sing Clock Er	nable Bit					
0): Missing Cloc	ck Detector I	Disabled					
1	1: Missing Cloc	ck Detector E	abled; trigg	gers a reset if	a missing clo	ck is detected	1	
Bits6-5: U	UNUSED. Rea	d = 00b, Wri	te = don't ca	re				
Bit4: I	FRDY: Interna	l Oscillator F	requency Re	ady Flag				
C): Internal Osci	llator Freque	ncy not runn	ing at speed s	specified by t	he IFCN bits.		
1	1: Internal Osci	llator Freque	ncy running	at speed spec	ified by the I	FCN bits.		
Bit3: C	CLKSL: System	Clock Sour	ce Select Bit					
C): Uses Internal	l Oscillator a	s System Clo	ock.				
1	1: Uses Externa	al Oscillator a	as System Cl	ock.				
Bit2: I	OSCEN: Intern	al Oscillator	Enable Bit					
0): Internal Osci	llator Disabl	ed					
1	1: Internal Osci	llator Enable	d					
	FCN1-0: Intern		1 V					
	00: Internal Oso							
	01: Internal Os							
	10: Internal Os	• 1	1 V					
1	11: Internal Ose	cillator typica	al frequency	is 16MHz.				

-40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Internal Oscillator	OSCICN.[1:0] = 00	1.6	2	2.4	MHz
Frequency	OSCICN.[1:0] = 01	3.2	4	4.8	
	OSCICN.[1:0] = 10	6.4	8	9.6	
	OSCICN.[1:0] = 11	12.8	16	19.2	
Internal Oscillator Current	OSCICN.2 = 1		200		μA
Consumption					•
Internal Oscillator			4		ppm/°C
Temperature Stability					
Internal Oscillator Power			6.4		%/V
Supply (VDD) Stability					



Figure 13.3. OSCXCN: External Oscillator Control Register

XTLVLD Bit7 Bit7: X	XOSCMD2		R/W	R/W	R/W	R/W	R/W	Reset Valu
	DIA	XOSCMD1	XOSCMD0	-	XFCN2	XFCN1	XFCN0	00110000
);+7. V	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
);+7. V								0xB1
эπ/. Х	TLVLD: Cry	stal Oscillator	Valid Flag					
		hen XOSCMI						
		illator is unuse						
		illator is runni						
		External Osci						
		AL1 pin is gro		•				
		Clock from Ext				uidad hu 2		
		Clock from Ext			I AL I pin di	vided by 2.		
		cillator Mode Oscillator Mod		by 2 stage.				
		Discillator Mod		hy 2 stage				
		Read = undefi						
		ernal Oscillato						
	00-111: see t		, i i requeile y	Condition Bits				
[XFCN C	rystal (XOSCN	MD = 11x)	RC (XOSCM	$d\mathbf{D} = 10\mathbf{x}$)	C (XOSCMI	$\mathbf{D} = 10\mathbf{x}$	
		ower Factor =		f≤25kHz		K Factor $= 0$.44	
	001 Po	ower Factor =	$90(10^3)$	$25 \text{kHz} < f \le$	50kHz	K Factor = 1	.4	
	010 Po	ower Factor =	$260(10^3)$	$50 \text{kHz} < f \le$	100kHz	K Factor = 4	.4	
-	011 Po	ower Factor =	$740(10^3)$	100 kHz < f	≤200kHz	K Factor = 1	3	
-	100 Po	ower Factor =	$2.10(10^6)$	200kHz < f <		K Factor = 3	8	
-		ower Factor =		400kHz < f		K Factor = 1		
-	110 Po	ower Factor =	$22.0(10^6)$	800kHz < f		K Factor $= 4$		
_		ower Factor =		1.6MHz < f		K Factor = 1	400	
C RC MOD C f=	hoose XFCN E (Circuit fro hoose oscilla = 1.23(10³) /	ircuit from Fig value to matc om Figure 13.1 tion frequency (R * C), wher of oscillation in	h the crystal , Option 2; 2 range where e	frequency. XOSCMD = 1				
	= capacitor v							
		sistor value in	kΩ					
	-							
	hoose K Fact	n Figure 13.1, (for (KF) for the AV+) , where of oscillation in	e oscillation					



13.1. External Crystal Example

If a crystal were used to generate the system clock for the MCU, the circuit would be as shown in Figure 13.1, Option 1. For an ECS-110.5-20-4 crystal, the resonate frequency is 11.0592MHz, the intrinsic capacitance is 7pF, and the ESR is 60Ω . The compensation capacitors should be 33pF each, and the PWB parasitic capacitance is estimated to be 2pF. The appropriate External Oscillator Frequency Control value (XFCN) from the Crystal column in the table in Figure 13.3 (OSCXCN Register) should be 111b.

When the crystal oscillator is enabled, a transient pulse may appear on XTAL2, the crystal driver output, that is sufficient to cause the XTLVLD bit in OSCXCN to go to 'l' before the crystal has actually started. Introducing a blanking interval of 1ms between enabling the crystal oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator. The recommend procedure is:

1. Enable the external oscillator

2. Wait 1 ms

3. Poll for XTLVLD '0' ==> '1'

4. Switch to the external oscillator

Switching to the external oscillator before the crystal oscillator has stabilized could result in unpredictable behavior.

NOTE: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device, keeping the traces as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

13.2. External RC Example

If an external RC network were used to generate the system clock for the MCU, the circuit would be as shown in Figure 13.1, Option 2. The capacitor must be no greater than 100pF, but using a very small capacitor will increase the frequency drift due to the PWB parasitic capacitance. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100kHz, let R = $246k\Omega$ and C = 50pF:

 $f = 1.23(10^3)/RC = 1.23(10^3) / [246 * 50] = 0.1MHz = 100kHz$

$$\begin{split} & XFCN \geq \log_2(f/25kHz) \\ & XFCN \geq \log_2(100kHz/25kHz) = \log_2(4) \\ & XFCN \geq 2, \text{ or code } 010 \end{split}$$

13.3. External Capacitor Example

If an external capacitor were used to generate the system clock for the MCU, the circuit would be as shown in Figure 13.1, Option 3. The capacitor must be no greater than 100pF, but using a very small capacitor will increase the frequency drift due to the PWB parasitic capacitance. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD = 3.0V and C = 50pF:

f = KF / (C * VDD) = KF / (50 * 3)f = KF / 150

If a frequency of roughly 90kHz is desired, select the K Factor from the table in Figure 13.3 as KF = 13:

f = 13 / 150 = 0.087 MHz, or 87 kHz

Therefore, the XFCN value to use in this example is 011.



14. PORT INPUT/OUTPUT

Description

The C8051F221/231 have three I/O Ports: Port0, Port1, and Port2. The C8051F206, C8051F220/6 and C8051F230/6 have four I/O Ports: Port0, Port1, Port2, and Port3. A wide array of digital resources can be assigned to these ports by the simple configuration of the port's corresponding multiplexer (MUX). Please see Figure 8.1. Additionally, all external port pins are available as analog input.

14.1. Port I/O Initialization

Port I/O initialization is straightforward. Registers PRT0MX, PRT1MX and PRT2MX must be loaded with the appropriate values to select the digital I/O functions required by the design. The output driver characteristics of the I/O pins are defined using the Port Configuration Registers PRT0CF, PRT1CF, PRT2CF and PRT3CF. Each Port Output driver can be configured as either Open Drain or Push-Pull. This is required even for the digital resources selected in the PRTnMX registers, and is not automatic.

Any or all pins may be configured as digital I/O or as analog input. The default mode is digital I/O. The P0MODE, P1MODE, P2MODE, and P3MODE special function registers are used to configure the port pins as digital or analog as defined in this section.

The final step is initializing the individual resources selected using the appropriate setup registers. Initialization procedures for the various digital resources may be found in the detailed explanation of each available function. The reset state of each register is shown in the figures that describe each individual register.

NOTE: The input mode of pins configured for use with Timer 0, 1, or 2 must be manually configured.

- 1. The output mode of all ports pins must be configured regardless of whether the port pin is either standard general-purpose I/O or controlled by a digital peripheral.
- 2. For all pins used as Timer inputs (P0.4/T0, P0.5/T1, P0.6/T2, and P0.7/T2EX), the output mode must be "open-drain" (which is the reset state), and "1" must be written to the associated port pin to prevent possible contention for the port pin that could result in an overcurrent condition. For example, to configure a Timer0, set PRT0MX's T0E Timer0 enable bit to '1' to route Timer0 to Port Pin P0.4. Then place P0.4/T0 in open-drain configuration (which is set in PRT0CF by default), and write a '1' to P0.4 to set its output state to high impedance for use as a digital peripheral input (port pins also default to logic high state upon reset). Lastly, ensure P0MODE.4 is '1' for digital input mode. (All pins default to digital input mode upon reset.)



C8051F206 C8051F220/1/6 C8051F230/1/6






Figure 14.1. Port I/O Functional Block Diagram









C8051F206 C8051F220/1/6 C8051F230/1/6

Figure 14.3. PRT0MX: Port I/O MUX Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value
T2EXE	T2E	T1E	T0E	INT1E	INT0E	-	UARTEN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xE1
Bit7:	T2EXE: T2EX							
	0: T2EX unav							
	1: T2EX rout		1.					
Bit6:	T2E: T2 Enab							
	0: T2 unavaila	1	1 n .					
D.45	1: T2 routed t							
Bit5:	T1E: T1 Enab 0: T1 unavaila		in					
	1: T1 routed t	1	111.					
Bit4:	TOE: TO Enab							
DITT.	0: T0 unavaila		in					
	1: T0 routed t							
Bit3:	INT1E: /INT1							
Billet	0: /INT1 unav		rt pin.					
	1: /INT1 rout		-					
Bit2:	INTOE: /INTO							
	0: /INT0 unav	vailable at Po	rt pin.					
	1: /INT0 rout	ed to Port Pir	1.					
Bit1:	UNUSED. Re	ead = 0, Writ	e = don't car	e.				
Bit0:	UARTEN: UA	ART I/O Enal	ole					
	0: UART I/O							
	1: TX, RX rou	ited to pins P	0.0 and P0.1	, respectively	·.			
	1: TX, RX rou			, respectively	<i>.</i>			



Figure 14.4. PRT1MX: Port I/O MUX Register 1




Figure 14.5. PRT2MX: Port I/O MUX Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GWPUD	P3WPUD	P2WPUD	P1WPUD	POWPUD	-	- D'(1	SPIOOEN	00000000 SFR Address
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	0xE3
								0AL5
Bit 7:	GWPUD: Glo	hal Dart I/O	Woolz Dull ur	Disable Dit				
Dit /.	0: Weak Pull-							
	1: Weak Pull-	*	1					
Bit 6:	P3WPUD: Por	1	·					
Ыι 0.	0: Weak Pull-			; DII				
	1: Weak Pull-	-	*					
D:+ 5.				Dit				
Bit 5:	P2WPUD: Por 0: Weak Pull-			ы				
	1: Weak Pull-							
D:+ 4.	P1WPUD: Por	1	-	Dit				
Bit 4:	0: Weak Pull-			ы				
	1: Weak Pull-	1	1					
Bit 3:	POWPUD: Por	1	-	Dit				
DIL 5.	0: Weak Pull-			; DII				
	1: Weak Pull-	*	1					
Dita 2 1	: UNUSED. Re	1	1	2072				
Bit 0:	SPIOOEN: SP			care.				
BIU 0.								
	0: SPI I/O una					2 2	1	
	1: SCK, MISC	9, MOSI, NS	s routed to p	105 P2.0, P2.1	, $P2.2$, and P	2.5 respecti	very.	



14.2. General Purpose Port I/O

Each I/O port is accessed through a corresponding special function register (SFR) that is both byte addressable and bit addressable. When writing to a port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the port's input pins are returned regardless of the PRTnMX settings (i.e., even when the pin is assigned to another signal by the MUX, the Port Register can always still read its corresponding Port I/O pin), provided its pin is configured for digital input mode. The exception to this is the execution of the *read-modify-write* instructions. The *read-modify-write* instructions when operating on a port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.

Figure 14.6. P0: Port0 Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0x80
	P0.[7:0] Write – Outpu : Logic Low : Logic High Read – Regar : P0.n pin is : P0.n pin is	Output. Output (high dless of PRT logic low.	n impedance	if correspond	ling PRT0CF	.n bit = 0)	Registers)	

Figure 14.7. PRT0CF: Port0 Configuration Register






Figure 14.8. POMODE: Port0 Digital/Analog Input Mode




Figure 14.9. P1: Port1 Register

R/W	Reset Value									
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
							(bit addressable)	0x90		

Figure 14.10. PRT1CF: Port1 Configuration Register






Figure 14.11. P1MODE: Port1 Digital/Analog Input Mode




Figure 14.12 .	PRT1IF: Por	t1 Interrupt Flag Register
-----------------------	-------------	----------------------------

IE7 Bit7	IE6	112.6											
Bit7		IE5	IE4	-	-	-	-	0000000					
	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres					
								0xAD					
Bit7:	IE7: External I	nterrupt 7 Pe	ending Flag.										
	0: No falling e	dge detected	l on P1.7.										
	1: This flag is	set by hardw	vare when a fa	alling edge or	n P1.7 is dete	ected.							
Bit6:	IE6: External I	nterrupt 6 Pe	ending Flag.										
	0: No falling e	dge detected	l on P1.6.										
	1: This flag is	set by hardw	vare when a fa	alling edge or	n P1.6 is dete	ected.							
Bit5:	1: This flag is set by hardware when a falling edge on P1.6 is detected. IE5: External Interrupt 5 Pending Flag.												
	0: No falling e	dge detected	l on P1.5.										
	1: This flag is	set by hardw	vare when a fa	alling edge or	n P1.5 is dete	ected.							
Bit4:	IE4: External I	nterrupt 4 Pe	ending Flag.										
	0: No falling e	dge detected	l on P1.4.										
	1: This flag is	set by hardw	vare when a fa	alling edge or	n P1.4 is dete	ected.							
Bits3-0:	UNUSED. Rea	ad = 0000b,	Write = don'	t care.									
	Note: The Input	at Mode mus	st be configu	ed to Digital	Mode in ord	ler for the fall	ling edges to						
	be detected.		-	-			-						



Figure 14.13. P2: Port2 Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	11111111
Bit7	Bit6	Bit	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xA0
	P2.[7:0] (Write – Outp 0: Logic Low 1: Logic High (Read – Regar 0: P2.n is logi 1: P2.n is logi	Output. Output (high dless of PRT ic low.	h impedance	if correspond	ling PRT2CF	.n bit = 0)	egisters)	






Figure 14.15. P2MODE: Port2 Digital/Analog Input Mode






Figure 14.16. P3: Port3 Register*

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xB0
Bits7-0: 1	P3.[7:0]							
((Write)							
(): Logic Low	Output.						
1	1: Logic High	Output (high	h impedance	if correspond	ling PRT3CF	.n bit = 0)		
((Read)		-	-	-	,		
(): P3.n is logi	c low.						
	1: P3.n is logi							
	6	Ũ						







Figure 14.18. P3MODE: Port3 Digital/Analog Input Mode*



* (Available on C8051F206, C8051F220/6 and C8051F230/6)





Table 14.1.	. Port I/O DC Electrical Characteristics
-------------	--

VDD = 2.7 to 3.6V, -40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output High Voltage	$I_{OH} = -10uA$, Port I/O push-pull	VDD –			V
		0.1			
	$I_{OH} = -3mA$, Port I/O push-pull	VDD –			
		0.7			
	I _{OH} = -10mA, Port I/O push-pull		VDD –		
			0.8		
Output Low Voltage	$I_{OL} = 10uA$			0.1	V
	$I_{OL} = 8.5 \text{mA}$			0.6	
	$I_{OL} = 25 \text{mA}$		1.0		
Input High Voltage		0.7 x			V
		VDD			
Input Low Voltage				0.3 x	V
				VDD	
Input Leakage Current	DGND < Port Pin < VDD, Pin Tri-state				μA
	Weak Pull-up Off			±1	
	Weak Pull-up On		30		
Capacitive Loading			3		pF



15. SERIAL PERIPHERAL INTERFACE BUS

The Serial Peripheral Interface (SPI) provides access to a four-wire, full-duplex, serial bus. SPI supports the connection of multiple slave devices to a master device on the same bus. A separate slave-select signal (NSS) is used to select a slave device and enable a data transfer between the master and the selected slave. Multiple masters on the same bus are also supported. Collision detection is provided when two or more masters attempt a data transfer at the same time. The SPI can operate as either a master or a slave. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency.

When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less that 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of ¹/₄ the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock.





Figure 15.1. SPI Block Diagram



Figure 15.2. Typical SPI Interconnection



15.1. Signal Descriptions

The four signals used by the SPI (MOSI, MISO, SCK, NSS) are described below.

15.1.1. Master Out, Slave In

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. Data is transferred most-significant bit first.

15.1.2. Master In, Slave Out

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. Data is transferred most-significant bit first. A SPI slave places the MISO pin in a high-impedance state when the slave is not selected.

15.1.3. Serial Clock

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines.

15.1.4. Slave Select

The slave select (NSS) signal is an input used to select the SPI module when in slave mode by a master, or to disable the SPI module when in master mode. When in slave mode, it is pulled low to initiate a data transfer and remains low for the duration of the transfer.



15.2. Operation

Only a SPI master device can initiate a data transfer. The SPI is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.1). Writing a byte of data to the SPI data register (SPI0DAT) when in Master Mode starts a data transfer. The SPI master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. The SPI master can be configured to shift in/out from one to eight bits in a transfer operation in order to accommodate slave devices with different word lengths. The SPIFRS bits in the SPI Configuration Register (SPI0CFG.[2:0]) are used to select the number of bits to shift in/out in a transfer operation.

While the SPI master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. The data byte received from the slave replaces the data in the master's data register. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data transfer in both directions is synchronized with the serial clock generated by the master. Figure 15.3 illustrates the full-duplex operation of an SPI master and an addressed slave.




Figure 15.3. Full Duplex Operation

The SPI data register is double buffered on reads, but not on a write. If a write to SPI0DAT is attempted during a data transfer, the WCOL flag (SPI0CN.6) will be set to logic 1 and the write is ignored. The current data transfer will continue uninterrupted. A read of the SPI data register by the system controller actually reads the receive buffer. If the receive buffer still holds unread data from a previous transfer when the last bit of the current transfer is shifted into the SPI shift register, a receive overrun occurs and the RXOVRN flag (SPI0CN.4) is set to logic 1. The new data is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte causing the overrun is lost.

When the SPI is enabled and not configured as a master, it will operate as an SPI slave. Another SPI device acting as a master will initiate a transfer by driving the NSS signal low. The master then shifts data out of the shift register on the MOSI pin using the its serial clock. The SPIF flag is set to logic 1 at the end of a data transfer (when the NSS signal goes high). The slave can load its shift register for the next data transfer by writing to the SPI data register. The slave must make the write to the data register at least one SPI serial clock cycle before the master starts the next transmission. Otherwise, the byte of data already in the slave's shift register will be transferred.

Multiple masters may reside on the same bus. A Mode Fault flag (MODF, SPI0CN.5) is set to logic 1 when the SPI is configured as a master (MSTEN = 1) and its slave select signal NSS is pulled low. When the Mode Fault flag is set, the MSTEN and SPIEN bits of the SPI control register are cleared by hardware, thereby placing the SPI module



in an "off-line" state. In a multiple-master environment, the system controller should check the state of the SLVSEL flag (SPI0CN.2) to ensure the bus is free before setting the MSTEN bit and initiating a data transfer.

15.3. Serial Clock Timing

As shown in Figure 15.4, four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.7) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.6) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. Note: the SPI should be disabled (by clearing the SPIEN bit, SPI0CN.0) while changing the clock phase and polarity.

The SPI Clock Rate Register (SPI0CKR) as shown in Figure 15.7 controls the master mode serial clock frequency. This register is ignored when operating in slave mode.




Figure 15.4. Data/Clock Timing Diagram



15.4. SPI Special Function Registers

The SPI is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI Bus are described in the following section.

Figure 15.5	SPIACEC: SPI	Configuration Register
rigure 15.5.	SI IUCI G. SI I	Configuration Register

R/W	R/W		R	R	R	R/W	R/W	R/W	Reset Valu			
СКРНА	CKPO	L B	C2	BC1	BC0	SPIFRS2	SPIFRS1	SPIFRS0	0000011			
Bit7	Bit6	В	it5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0x9A			
Bit7:	CKPHA: S			nhase								
	This bit controls the SPI clock phase. 0: Data sampled on first edge of SCK period.											
	1: Data sar											
Bit6:	CKPOL: S											
	This bit co			c polarity.								
	0: SCK lin											
	1: SCK lin	e high in	idle state.									
Bits5-3:	BC2-BC0:											
	Indicates v	which of th	ne up to 8	bits of the	e SPI word h	ave been trans	smitted.					
]	BC2-BC0		Bit Tra	ansmitted							
	0	0	0	Bit 0	(LSB)							
	0	0	1	Bit 1								
	0	1	0	Bit 2								
	0	1	1	Bit 3								
	1	0	0	Bit 4								
		-		Bit 5								
	1	0	1	Bit 5								
	1	0 1	1 0	Bit 6								
				Bit 6								
Bits2-0:	111SPIFRS2-5These three	1 1 SPIFRS0: e bits dete sfer in ma	0 1 SPI Fram ermine the	Bit 6 Bit 7 ne Size. number o . They are	(MSB) of bits to shift e ignored in	t in/out of the slave mode.	SPI shift reg	ister during				
Bits2-0:	1 SPIFRS2-5 These thre a data tran	1 1 SPIFRS0: e bits dete sfer in ma SPIFRS	0 1 SPI Fram ermine the ster mode	Bit 6 Bit 7 e Size. number o . They are Bits Shi	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				
Bits2-0:	111SPIFRS2-5These three	1 1 SPIFRS0: e bits dete sfer in ma SPIFRS 0	0 1 SPI Fram ermine the ster mode	Bit 6 Bit 7 e Size. number o . They are Bits Shi	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				
Bits2-0:	111SPIFRS2-3These three a data transition000	1 SPIFRS0: e bits dete sfer in ma SPIFRS 0 0	0 1 SPI Fram ermine the ster mode 0 1	Bit 6 Bit 7 e Size. number o . They are Bits Shi 1 2	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				
Bits2-0:	111SPIFRS2-SThese threea data trans00000	1 SPIFRS0: e bits dete sfer in ma SPIFRS 0 0 1	0 1 SPI Fram ermine the ster mode 0 1 0	Bit 6 Bit 7 e Size. number o . They are Bits Shi 1 2 3	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				
Bits2-0:	111SPIFRS2-3These three a data transition000	1 1 SPIFRS0: e bits dete sfer in ma SPIFRS 0 0 1 1	0 1 SPI Fram ermine the ster mode 0 1 0 1	Bit 6 Bit 7 e Size. number o . They are Bits Shi 1 2 3 3 4	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				
Bits2-0:	111SPIFRS2-SThese threea data trans00000	1 SPIFRS0: e bits dete sfer in ma SPIFRS 0 0 1 1 1 0	0 1 SPI Fram ermine the ster mode 0 1 0 1 0	Bit 6 Bit 7 ne Size. number o They are Bits Shi 1 2 3 4 5	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				
Bits2-0:	111SPIFRS2-5These threea data trans0000001	1 SPIFRS0: e bits dete sfer in ma SPIFRS 0 0 1 1	0 1 SPI Fram ermine the ster mode 0 1 0 1 0 1	Bit 6 Bit 7 ee Size. number o . They are Bits Shi 1 2 3 4 5 6	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				
Bits2-0:	111SPIFRS2-SThese three a data transition00000011	1 SPIFRS0: e bits dete sfer in ma SPIFRS 0 0 1 1 1 0 0 0	0 1 SPI Fram ermine the ster mode 0 1 0 1 0	Bit 6 Bit 7 ne Size. number o They are Bits Shi 1 2 3 4 5	(MSB) of bits to shift e ignored in		SPI shift reg	ister during				



Figure 15.6. SPI0CN: SPI Control Register

R/W	R/W	R/W	R/W	R	R	R/W	R/W	Reset Value
SPIF	WCOL	MODF	RXOVRN	TXBSY	SLVSEL	MSTEN	SPIEN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF8
Bit7:	SPIF: SPI Inte	errupt Flag.						
	This bit is set							
	setting this bit						This bit is no	t
	automatically	cleared by h	ardware. It m	ust be cleare	ed by software	.		
Bit6:	WCOL: Write	Collision Fl	ag.					
	This bit is set							
	the SPI data re	egister was a	ttempted whil	e a data tran	sfer was in pr	ogress. It is	cleared by	
	software.							
Bit5:	MODF: Mode							
	This bit is set							
	collision is det	· ·			This bit is no	t automatical	ly cleared by	·
	hardware. It r	nust de clear	ed by softwar	е.				
Bit4:	RXOVRN: Re							
	This bit is set			0	1	/		ſ
	still holds unre							+
	shifted into the be cleared by		gister. This t	on is not auto	smatically cle	ared by hard	ware. It mus	l
Bit3:	TXBSY: Tran						- ·	
	This bit is set to logic 1 by hardware while a master mode transfer is in progress. It is cleared by hardware at the end of the transfer.							
	cleared by har	uware at the	end of the tra	lister.				
Bit2:	SLVSEL: Slav	ve Selected F	Flag.					
	This bit is set to logic 1 whenever the NSS pin is low indicating it is enabled as a slave. It							
	is cleared to lo	ogic 0 when 1	NSS is high (s	slave disable	d).			
Bit1:	MSTEN: Mas	ter Mode En	able.					
	0: Disable master mode. Operate in slave mode.							
	1: Enable mas	ter mode. Op	perate as a ma	ster.				
Bit0:	SPIEN: SPI E	nable.						
	This bit enable		ne SPI.					
	0: SPI disable							
	1: SPI enabled	1.						




C8051F206 C8051F220/1/6 C8051F230/1/6

Figure 15.7. SPI0CKR: SPI Clock Rate Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x9D				
T f	Bits7-0: SCR7-SCR0: SPI Clock Rate These bits determine the frequency of the SCK output when the SPI module is configured for master mode operation. The SCK clock frequency is a divided down version of the system clock, and is given in the following equations:											
f	$f_{\rm SCK} = 0.5 * f_{\rm SY}$	YSCLK / (SPI0	CKR + 1),	for 0	<= SPI0CK	R <= 255,						

Figure 15.8. SPI0DAT: SPI Data Register





16. UART

Description

The CIP-51 includes a serial port (UART) capable of asynchronous transmission. The UART can function in full duplex mode. In all modes, receive data is buffered in a holding register. This allows the UART to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART has an associated Serial Control Register (SCON) and a Serial Data Buffer (SBUF) in the SFRs. The single SBUF location provides access to both transmit and receive registers. Reads access the Receive register and writes access the Transmit register automatically.

The UART is capable of generating interrupts if enabled. The UART has two sources of interrupts: a Transmit Interrupt flag, TI (SCON.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI (SCON.0) set when reception of a data byte is complete. The UART interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software. This allows software to determine the cause of the UART interrupt (transmit complete or receive complete).




Figure 16.1. UART Block Diagram



16.1. UART Operational Modes

The UART provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 16.1 below. Detailed descriptions follow.

Mode	Synchronization	Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK/12	8	None
1	Asynchronous	Timer 1 or Timer 2 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK/32 or SYSCLK/64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1 or Timer 2 Overflow	9	1 Start, 1 Stop

Table 16.1.	UART Modes
-------------	------------

16.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX pin. The TX pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 16.2).

Eight data bits are transmitted/received, LSB first (see the timing diagram in Figure 16.3). Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the eighth bit time. Data reception begins when the REN Receive Enable bit (SCON.4) is set to logic 1 and the RI Receive Interrupt Flag (SCON.0) is cleared. One cycle after the eighth bit is shifted in, the RI flag is set and reception stops until software clears the RI bit. An interrupt will occur if enabled when either TI or RI are set.

The Mode 0 baud rate is system clock frequency divided by twelve.

Figure 16.2. UART Mode 0 Interconnect





Figure 16.3. UART Mode 0 Timing Diagram





Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX pin and received at the RX pin. On receive, the eight data bits are stored in SBUF and the stop bit goes into RB8 (SCON.2).

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF, the stop bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate generated in Mode 1 is a function of timer overflow. The UART can use either Timer 1 or Timer 2 operating in auto-reload mode to generate the baud rate. On each timer overflow event (a rollover from all ones - 0xFF for Timer 1, 0xFFFF for Timer 2 - to zero) a clock is sent to the baud rate circuit. This clock is divided by 16 to generate the baud rate.

Timer 1 should be configured for 8-bit Counter/Timer with Auto-Reload mode and its interrupt disabled when used as a baud rate generator. The combination of system clock frequency and the reload value stored in TH1 determine the baud rate as follows:

Mode 1 Baud Rate = $(2^{SMOD} / 32) * (SYSCLK / (12^{(T1M-1)} / (256 - TH1))).$


The SMOD bit (PCON.7) selects whether or not to divide the Timer 1 overflow rate by two. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default. Selecting the timebase used by Timer 1 allows further control of baud rate generation. Using the system clock divided by one (setting T1M in CKCON) changes the twelve in the denominator of the equation above to a one.

To use Timer 2 for baud rate generation, configure the timer *Baud Rate Generator* mode and set RCLK and/or TCLK to logic 1. Setting RCLK and/or TCLK automatically disables Timer 2 interrupts and configures Timer 2 to use the system clock divided by two as its timebase. If a different timebase is required, setting the C/T2 bit to logic 1 will allow the timebase to be derived from a clock supplied to the external input pin T2. The combination of clock frequency and the reload value stored in capture registers determine the baud rate as follows:


*Mode 1 Baud Rate = SYSCLK / [32 * (65536 – [RCAP2H:RCAP2L])],*


where [RCAP2H:RCAP2L] is the 16-bit value held in the capture registers.











16.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. On transmit, the ninth data bit is determined by the value in TB8 (SCON.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB8 (SCON.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the 9th bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF, the ninth bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate in Mode 2 is a direct function of the system clock frequency as follows:

Mode 2 Baud Rate = $2^{SMOD} * (SYSCLK / 64)$.

The SMOD bit (PCON.7) selects whether to divide SYSCLK by 32 or 64. In the formula, 2 is raised to the power SMOD, resulting in a baud rate of either 1/32 or 1/64 of the system clock frequency. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default.




Figure 16.6. UART Modes 2 and 3 Timing Diagram

16.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 is the same as Mode 2 in all respects except the baud rate is variable. The baud rate is determined in the same manner as for Mode 1. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Timer 1 or Timer 2 overflows generate the baud rate just as with Mode 1. In summary, Mode 3 transmits using the same protocol as Mode 2 but with Mode 1 baud rate generation.




16.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the SM2 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB8 = 1) signifying an address byte has been received. In the UART's interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its SM2 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their SM2 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its SM2 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





PRELIMINARY




Oscillator Frequency (MHz)	Divide Factor	Timer 1 Load Value*	Resulting Baud Rate**
24.0	208	0xF3	115200 (115384)
23.592	205	0xF3	115200 (113423)
22.1184	192	0xF4	115200
18.432	160	0xF6	115200
16.5888	144	0xF7	115200
14.7456	128	0xF8	115200
12.9024	112	0xF9	115200
11.0592	96	0xFA	115200
9.216	80	0xFB	115200
7.3728	64	0xFC	115200
5.5296	48	0xFD	115200
3.6864	32	0xFE	115200
1.8432	16	0xFF	115200
24.576	320	0xEC	76800
25.0	434	0xE5	57600 (57870)
25.0	868	0xCA	28800
24.576	848	0xCB	28800 (28921)
24.0	833	0xCC	28800 (28846)
23.592	819	0xCD	28800 (28911)
22.1184	768	0xD0	28800
18.432	640	0xD8	28800
16.5888	576	0xDC	28800
14.7456	512	0xE0	28800
12.9024	448	0xE4	28800
11.0592	348	0xE8	28800
9.216	320	0xEC	28800
7.3728	256	0xF0	28800
5.5296	192	0xF4	28800
3.6864	128	0xF8	28800
1.8432	64	0xFC	28800

Table 16.2. Oscillator Frequencies for Standard Baud Rates

* Assumes SMOD=1, T1M=1.

** Numbers in parenthesis show the actual baud rate.

Figure 16.8.	SBUF: Ser	ial (UART) Da	ata Buffer Register
--------------	-----------	---------------	---------------------



PRELIMINARY



Figure 16.9. SCON: Serial Port Control Register

R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu			
SM0	SM1		SM2	REN	TB8	RB8	TI	RI	0000000 SFR Addres			
Bit7	Bit6		Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	0x98			
Bits7-6	: SM0-SM1	: Serial	Port Ope	eration Mode								
				Port Operati	on Mode.							
	SM0	SM1	Mod	ode								
	0	0		e 0: Synchror								
	0	1		e 1: 8-Bit UA	,							
	1	0		e 2: 9-Bit UA								
	1	1	Mode	e 3: 9-Bit UA	RT, Variabl	e Baud Rate						
Bit5:	SM2· Mul	ltinroces	sor Com	munication E	nahle							
DItJ.						ort Operation	Mode					
	Mode 0: N					or operation i						
	Mode 1: C	Checks fo	or valid s	stop bit.								
	0	: Logic l	evel of s	stop bit is ign	ored.							
				activated if s								
			-	ssor Commun		ıble.						
				ninth bit is igi								
	1	: RI is se	et and an	interrupt is g	generated on	ly when the ni	nth bit is lo	gic 1.				
Bit4:	REN: Rec	oivo Eng	ble									
DII4.				e UART rece	eiver							
	0: UART											
	1: UART	-										
		1										
Bit3:	TB8: Nint											
								tes 2 and 3. It				
	is not used	d in Mod	es 0 and	1. Set or cl	eared by sof	tware as requi	red.					
Bit2:	RB8: Nint	th Receiv	A Rit									
DIL2.				c level of the	ninth bit red	eived in Mod	es 2 and 3.	In Mode 1, if				
		-	-			e received sto						
	Mode 0.	6 ,		8			F · · ·					
D'(1	TI T	·. • .	(171									
Bit1:	TI: Transi				. 1	-:		41 - 0 th 1.:4 :				
						nitted by the Unodes). When						
				0 1		the UART int		1				
		0		anually by so		the OART Int	cirupt servi	ee routille.				
	1 mb on m		curea m	unduriy by 50	itwaie							
Bit0:	RI: Receiv											
						ved by the UA						
			-				1 /	hen the UART				
							e UART int	errupt service				
	routine. T	his bit n	nust be c	leared manua	lly by softw	are.						



17. TIMERS

The CIP-51 implements three, 16-bit counter/timers comparable with those found in the standard 8051 MCU's. These can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offers additional capabilities not available in Timers 0 and 1, such as capture and baud rate generation.

Timer 0 and Timer 1:	Timer 2:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Baud rate generator
Two 8-bit counter/timers (Timer 0 only)	

When functioning as a timer, the counter/timer registers are incremented on each clock tick. Clock ticks are derived from the system clock divided by either one or twelve as specified by the Timer Clock Select bits (T2M-T0M) in CKCON. The twelve-clocks-per-tick option provides compatibility with the older generation of the 8051 family. Applications that require a faster timer can use the one-clock-per-tick option.

When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (P0.4/T0, P0.5/T1, or P0.6/T2. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is sampled.

17.1. Timer 0 and Timer 1

Timer 0 and Timer 1 are accessed and controlled through SFR's. Each counter/timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control (TCON) register is used to enable Timer 0 and Timer 1 as well as indicate their status. Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits M1-M0 in the Counter/Timer Mode (TMOD) register. Each timer can be configured independently. Following is a detailed description of each operating mode.

17.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as a 13-bit counter/timer in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSB's of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. Clearing C/T selects the system clock as the input for the timer. When C/T0 is set to logic 1, high-to-low transitions at the selected input pin increment the timer register. (Refer to section 14 for information on selecting and configuring external I/O pins.)



Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is 0 or the input signal /INT0 is logic-level one. Setting GATE0 to logic 1 allows the timer to be controlled by the external input signal /INT0, facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer
0	X	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled
V D	24 C		

X = Don't Care

Setting TR0 does not reset the timer register. The timer register should be initialized to the desired value before enabling the timer.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0.




Figure 17.1. T0 Mode 0 Block Diagram

17.1.2. Mode 1: 16-bit Counter/Timer


Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



17.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. The TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0. Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0.








17.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

Timer 0 and Timer 1 behave differently in Mode 3. Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. It can use either the system clock or an external input signal as its time base. The TH0 register is restricted to a timer function sourced by the system clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3, so with Timer 0 in Mode 3, Timer 1 can be turned off and on by switching it into and out of its Mode 3. When Timer 0 is in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used for baud rate generation. Refer to Section 16 (UART) for information on configuring Timer 1 for baud rate generation.










Figure 17.	4. T	CON:	Timer	Control	Register
I Igui C I /		0011	1 million	Control	register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu		
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0x88		
Bit7:	TF1: Timer 1 (Set by hardwar automatically o 0: No Timer 1 1: Timer 1 has	e when Tim leared when overflow d	ner 1 overflow n the CPU ver etected.							
Bit6:	TR1: Timer 1 1 0: Timer 1 dis 1: Timer 1 ena	abled.								
Bit5:	TF0: Timer 0 0 Set by hardwar automatically o 0: No Timer 0 1: Timer 0 has	e when Tim leared when overflow d	ner 0 overflow n the CPU ver etected.							
Bit4:	0: Timer 0 dis	TR0: Timer 0 Run Control.0: Timer 0 disabled.1: Timer 0 enabled.								
Bit3:	IE1: External Interrupt 1. This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if $IT1 = 1$. This flag is the inverse of the /INT1 input signal's logic level when $IT1 = 0$.									
Bit2:	This bit selects level-sensitive 0: /INT1 is lev	 IT1: Interrupt 1 Type Select. This bit selects whether the configured /INT1 signal will detect falling edge or active-low level-sensitive interrupts. 0: /INT1 is level triggered. 								
Bit1:	This flag is set be cleared by s Interrupt 0 serv	1: /INT1 is edge triggered. IE0: External Interrupt 0. This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if $IT0 = 1$. This flag is the inverse of the /INT0 input signal's logic level when $IT0 = 0$.								
Bit0:	IT0: Interrupt (This bit selects level-sensitive 0: /INT0 is lev 1: /INT0 is ed	whether the interrupts. vel triggered	e configured /	/INT0 signal	will detect fa	illing edge or	active-low			



Figure 17.5. TMOD: Timer Mode Register

R/W	R/W	R	/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1	M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000
Bit7	Bit6	В	it5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
									0x89
Bit7:	GATE1: 7								
					pective of /IN				
	1: Timer 1	enabled of	only when	$\mathrm{TR1}=1$	AND /INT1	= logic level	one.		
D:46	C/T1: Cou	···· • • • /T:··· •							
Bit6:					d by alast d	afinad by T1	M bit (CKCO	N 4)	
							tions on exterr		
	P0.5/T1.			mereniei	nea by mgn-i	0-10 w traiisi	tions on extern	iai input pin	
Bits5-4:	T1M1-T1	M0: Time	r 1 Mode S	Select.					
	These bits	select the	Timer 1 c	peration	mode.				
	T1M1	T1M0	Mode						
	0	0			ounter/timer				
	0	1			ounter/timer				
	1	0			inter/timer wi		ıd		
	1	1	Mode 3:	Timer 1	Inactive/stop	ped			
Bit3:	GATE0: 7	Cimor 0 Co	ta Cantra	1					
DIIS.					pective of /IN	TO logic lev			
					AND /INT0				
	1. Third (, enuorea (ing when	110 1			one.		
Bit2:	C/T0: Cou	unter/Time	r Select.						
	0: Timer	Function:	Timer 0 in	cremente	ed by clock de	efined by T0	M bit (CKCO	N.3).	
		r Function	n: Timer 0	incremen	nted by high-t	o-low transi	tions on exterr	nal input pin	
	P0.4/T0.								
				~ .					
$B_{1}ts_{1}-0$:	T0M1-T0								
	These bits	select the	Timer 0 C	operation	mode.				
	T0M1	T0M0	Mode						
	0	0		13-bit co	ounter/timer				
	0	1			ounter/timer				
	1	0			inter/timer wi	th auto-reloa	ıd		
	1	1	Mode 3:	Two 8-b	it counter/tim	ers			



Figure 17.6. CKCON: Clock Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	-	T2M	T1M	T0M	-	-	-	00000000 SFR Address:	
Bit7	Bit6	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0							
		1 001 11	r •. 1 •.					0x8E	
Bits /-6:	: UNUSED. Re	ad = 00b, W	rite = don't c	care.					
Bit5:	T2M: Timer 2	Clock Selec	t.						
	This bit contro	ls the divisio	on of the syste	em clock sup	plied to Time	er 2. This bit	is ignored		
	when the time								
	0: Timer 2 use	es the system	clock divide	ed by 12.					
	1: Timer 2 use	es the system	clock.						
Bit4:	T1M: Timer 1	Clock Selec	t						
DIT.	This bit contro		••	em clock sun	plied to Time	er 1.			
	0: Timer 1 use		•	-	p				
	1: Timer 1 use	•		5					
Bit3:	T0M: Timer 0	Clock Selec	t.						
	This bit contro	ls the divisio	on of the syste	em clock sup	plied to Cour	nter/Timer 0.			
	0: Counter/Tin								
	1: Counter/Tin								
D'4 2 0		1 0001 1	X 7 · 4 · 1 · 1						
Bits2-0	: UNUSED. Re	aa = 000b, V	write = don't	care.					

PRELIMINARY



C8051F206 C8051F220/1/6 C8051F230/1/6

Figure 17.7. TL0: Timer 0 Low Byte




Figure 17.8. TL1: Timer 1 Low Byte




Figure 17.9. TH0: Timer 0 High Byte





Figure 17.10. TH1: Timer 1 High Byte





17.2. Timer 2

Timer 2 is a 16-bit counter/timer formed by the two 8-bit SFR's: TL2 (low byte) and TH2 (high byte). As with Timers 0 and 1, Timer 2 can use either the system clock or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/T2 bit (T2CON.1) selects the clock source for Timer 2. Clearing C/T2 selects the system clock as the input for the timer (divided by either one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to 1, high-to-low transitions at the T2 input pin increment the counter/timer register. (Refer to Section 14 for information on selecting and configuring external I/O pins.) Timer 2 can also be used to start an ADC Data Conversion (see section 5).

Timer 2 offers capabilities not found in Timer 0 and Timer 1. It operates in one of three modes: 16-bit Counter/Timer with Capture, 16-bit Counter/Timer with Auto-Reload or Baud Rate Generator Mode. Timer 2's operating mode is selected by setting configuration bits in the Timer 2 Control (T2CON) register. Below is a summary of the Timer 2 operating modes and the T2CON bits used to configure the counter/timer. Detailed descriptions of each mode follow.

RCLK	TCLK	CP/RL2	TR2	Mode
0	0	1	1	16-bit Counter/Timer with Capture
0	0	0	1	16-bit Counter/Timer with Auto-Reload
0	1	Х	1	Baud Rate Generator for TX
1	0	Х	1	Baud Rate Generator for RX
1	1	Х	1	Baud Rate Generator for TX and RX
X	Х	Х	0	Off



17.2.1. Mode 0: 16-bit Counter/Timer with Capture

In this mode, Timer 2 operates as a 16-bit counter/timer with capture facility. A high-to-low transition on the T2EX input pin causes the 16-bit value in Timer 2 (TH2, TL2) to be loaded into the capture registers (RCAP2H, RCAP2L).

Timer 2 can use either SYSCLK, SYSCLK divided by 12, or high-to-low transitions on the external T2 input pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/T2 bit (T2CON.1) selects the system clock as the input for the timer (divided by one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to logic 1, a high-to-low transition at the T2 input pin increments the counter/timer register. As the 16-bit counter/timer register increments and overflows from 0xFFFF to 0x0000, the TF2 timer overflow flag (T2CON.7) is set and an interrupt will occur if the interrupt is enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RL2 (T2CON.0) and the Timer 2 Run Control bit TR2 (T2CON.2) to logic 1. The Timer 2 External Enable EXEN2 (T2CON.3) must also be set to logic 1 to enable a capture. If EXEN2 is cleared, transitions on T2EX will be ignored.




Figure 17.11. T2 Mode 0 Block Diagram



17.2.2. Mode 1: 16-bit Counter/Timer with Auto-Reload

The Counter/Timer with Auto-Reload mode sets the TF2 timer overflow flag when the counter/timer register overflows from 0xFFFF to 0x0000. An interrupt is generated if enabled. On overflow, the 16-bit value held in the two capture registers (RCAP2H, RCAP2L) is automatically loaded into the counter/timer register and the timer is restarted.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RL2 bit. Setting TR2 to logic 1 enables and starts the timer. Timer 2 can use either the system clock or transitions on an external input pin as its clock source, as specified by the C/T2 bit. If EXEN2 is set to logic 1, a high-to-low transition on T2EX will also cause Timer 2 to be reloaded. If EXEN2 is cleared, transitions on T2EX will be ignored.




Figure 17.12. T2 Mode 1 Block Diagram



17.2.3. Mode 2: Baud Rate Generator

Timer 2 can be used as a baud rate generator for the serial port (UART) when the UART is operated in modes 1 or 3 (refer to Section 16.1 for more information on UART operational modes). In Baud Rate Generator mode, Timer 2 works similarly to the auto-reload mode. On overflow, the 16-bit value held in the two capture registers (RCAP2H, RCAP2L) is automatically loaded into the counter/timer register. However, the TF2 overflow flag is not set and no interrupt is generated. Instead, the overflow event is used as the input to the UART's shift clock. Timer 2 overflows can be used to generate baud rates for transmit and/or receive independently.

The Baud Rate Generator mode is selected by setting RCLK (T2CON.5) and/or TCLK (T2CON.4) to logic one. When RCLK or TCLK is set to logic 1, Timer 2 operates in the auto-reload mode regardless of the state of the CP/RL2 bit. The baud rate for the UART, when operating in mode 1 or 3, is determined by the Timer 2 overflow rate:

Baud Rate = Timer 2 Overflow Rate / 16.

Note, in all other modes, the time base for the timer is the system clock divided by one or twelve as selected by the T2M bit in CKCON. However, in Baud Rate Generator mode, the time base is the system clock divided by two. No other divisor selection is possible. If a different time base is required, setting the C/T2 bit to logic 1 will allow the time base to be derived from the external input pin T2. In this case, the baud rate for the UART is calculated as:

Baud Rate = FCLK / [32 * (65536 - [RCAP2H:RCAP2L])]

Where FCLK is the frequency of the signal supplied to T2 and [RCAP2H:RCAP2L] is the 16-bit value held in the capture registers.

As explained above, in Baud Rate Generator mode, Timer 2 does not set the TF2 overflow flag and therefore cannot generate an interrupt. However, if EXEN2 is set to logic 1, a high-to-low transition on the T2EX input pin will set the EXF2 flag and a Timer 2 interrupt will occur if enabled. Therefore, the T2EX input may be used as an additional external interrupt source.




Figure 17.13. T2 Mode 2 Block Diagram





Figure 17.14. T2CON: Timer 2 Control Register


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
							(bit addressable)	0xC8					
Bit7:	TF2: Timer 2												
	Set by hardwa												
	interrupt is ena												
	service routine. This bit is not automatically cleared by hardware and must be cleared by software. TF2 will not be set when RCLK and/or TCLK are logic 1.												
	sonware. 1F2	will not be s	set when RC.	LK and/or TC	LK are logi	c 1.							
Bit6:	EXF2: Timer	2 External Fl	au										
Dito.			-	or reload is ca	used by a hi	gh_to_low trai	nsition on the						
	Set by hardware when either a capture or reload is caused by a high-to-low transition on the T2EX input pin and EXEN2 is logic 1. When the Timer 2 interrupt is enabled, setting this												
	bit causes the												
	automatically												
	····	·····			<i>y</i>								
Bit5:	RCLK: Receiv												
	Selects which	timer is used	for the UAF	RT's receive o	lock in mod	es 1 or 3.							
	0: Timer 1 ove												
	1: Timer 2 ove	erflows used	for receive c	lock.									
D 1.4													
Bit4:	TCLK: Transr												
	Selects which				clock in mod	des 1 or 3.							
	0: Timer 1 ove 1: Timer 2 ove												
	1. 1 mei 2 0ve	sinows used		CIOCK.									
Bit3:	EXEN2: Time	r 2 External	Enable										
DRJ.	Enables high-t			X to trigger c	aptures or re	loads when T	imer 2 is not						
	operating in B				-r								
	0: High-to-low												
	1: High-to-low				or reload.								
Bit2:	TR2: Timer 2												
	This bit enable		imer 2.										
	0: Timer 2 dis												
	1: Timer 2 ena	bied.											
Bit1:	C/T2: Counter	Timer Selec	t										
DITI.	0: Timer Fund			d by clock de	fined by T2	M (CKCON 4	5)						
	1: Counter Fu			•	•		·						
	P0.6/T2.		1 2 11101011101	ited of high t	o iow dialion		iui input pin						
Bit0:	CP/RL2: Capt	ure/Reload S	elect.										
	This bit select												
	logic 1 for hig				-		-						
	reloads. If RO	CLK or TCL	K is set, this	bit is ignored	and Timer 2	2 will function	n in auto-						
	reload mode.		a	1 1	•,• -		0 1						
	0: Auto-reload					2EX (EXEN	2 = 1).						
	1: Capture on	nign-to-low t	ransition at	IZEA (EXEN	12 = 1).								


PRELIMINARY

























18. JTAG

Description

The MCU has an on-chip JTAG interface and logic to support FLASH read and write operations and non-intrusive in-circuit debug. The C8051F2xx may be placed in a JTAG test chain in order to maintain only one JTAG interface in a system for boundary scan of other parts, and still utilize the C8051F2xx debug and FLASH programming. However, the C8051F2xx does NOT support boundary scan and will act as BYPASS as specified in IEEE 1149.1. The JTAG interface is implemented via four dedicated pins on the MCU, which are TCK, TMS, TDI, and TDO. These pins are all 5 volt tolerant.

Through the 16-bit JTAG Instruction Register (IR), five instructions shown in Figure 18.1 can be commanded. These commands can either select the device ID code, or select registers for FLASH programming operations. BYPASS is shown to illustrate its default setting. There are four Data Registers associated with the Flash read and write operations on the MCU.

Bit15		Bit0
IR value	Instruction	Description
0x0004	IDCODE	Selects device ID Register
0xFFFF	BYPASS	Selects bypass Data Register and is DEFAULT for the device. Note: The
		device does NOT support boundary scan. However, it may be placed in a
		scan chain and bypassed in a system of other devices utilizing boundary
		scan.
0x0082	Flash Control	Selects FLASHCON Register to control how the interface logic responds to
		reads and writes to the FLASHDAT Register
0x0083	Flash Data	Selects FLASHDAT Register for reads and writes to the Flash memory
0x0084	Flash Address	Selects FLASHADR Register which holds the address of all Flash read,
		write, and erase operations
0x0085	Flash Scale	Selects FLASHSCL Register which controls the prescaler used to generate
		timing signals for Flash operations
	1	

Figuro	191	ID.	ITAC	Instruction	Dogistor
rigure	10.1.	ш.	JIAG	Instruction	Register



18.1. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation					
0x	Poll					
10	Read					
11	Write					

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is in progress.

Outgoing data from the indirect Data Register has the following format:

19	18:1	0
0	ReadData	Busy

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the result from a byte-read requires 9 bit shifts (Busy + 8 bits).





Figure 18.2 FLASHCON: JTAG Flash Control Register

								Reset Value
WRMD3	WRMD2	WRMD1	WRMD0	RDMD3	RDMD2	RDMD1	RDMD0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	ter determine AT Register.	s how the Fla	sh interface 1	logic will res	pond to reads	and writes t	o the	
T F 0 0	LASHDAT I 000: A FLAS ignored 001: A FLAS selected comple 010: A FLAS contain occur.	de Select Bit Register per t SHDAT write SHDAT write by the FLA te. SHDAT write ing the addre FLASHADR ace will be er	s control how he following e replaces the e initiates a w SHADR regi e initiates an ss in FLASH is not affect ased (i.e. ent	values: e data in the l vrite of FLAS ster. FLASF erasure (sets ADR. FLAS ed. If FLAS ire Flash men		register, but he memory a emented by o xFF) of the F be 0xA5 for DFE – 0x1D	is otherwise address one when Flash page	
Т F 0 0 0	LASHDAT I 000: A FLAS ignored 001: A FLAS if no op 010: A FLAS operatio FLASH	de Select Bits Register per t SHDAT read SHDAT read eration is cut SHDAT read on is active a DAT. This to initiating an	a control how he following provides the initiates a re rently active initiates a re and any data f node allows extra read.	values: data in the F ad of the byt . This mode ad of the byt rom a previo single bytes	e logic respon LASHDAT r e addressed b is used for bl e addressed b us read has al to be read (or	register, but i y the FLASH ock reads. y FLASHAI ready been r	is otherwise HADR registe DR only if no read from	r


Figure 18.3. FLASHADR: JTAG Flash Address Register


																Reset Value 0x0000
Bit15															Bit0	
Thi	s regist	er hold	ds the	address	s for al	1 JTA	G Flasl	h read.	write,	and er	ase op	eration	ns. Th	is regis	ster	
	0							,	,		-			0		
	autoincrements after each read or write, regardless of whether the operation succeeded or failed.															
Bits15-0: Flash Operation 16-bit Address.																
210			perat		010110											



Figure 18.4. FLASHDAT: JTAG Flash Data Register

										Reset Value			
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	FAIL	BUSY	0000000000			
Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
This register is used to read or write data to the Flash memory across the JTAG interface.													
Bits9-2: DATA7-0: Flash Data Byte.													
Bit1:		ash Fail Bi		· on onotion		age fail							
		evious Fla					1	• . 1					
1: Previous Flash memory operation failed. Usually indicates the associated memory location was locked.													
Bit0:	BUSY: F	lash Busy	Bit.										
		ash interfa		not busy.									
	1: Fla		ce logic is	processing	g a request	. Reads or	writes whi	ile BUSY	= 1 will no	ot			







18.2. Boundary Scan Bypass and ID Code

The MCU does not support boundary scan (IEEE 1149.1), however, it does support the bypass and ID code functions. Because the MCU utilizes JTAG for FLASH memory programming and debug support, and other devices in a system may use JTAG boundary scan, the MCU supports being placed in BYPASS so the user may maintain a single JTAG port for a system. Additionally, the MCU supports an ID code.

18.2.1. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access to the standard 1-bit JTAG Bypass data register.

18.2.2. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

Ver		De et N	1	Maria	-fastan ID		1	Reset Value 0xn0000243				
	sion		lumber		ufacturer ID	D:41	1 D:40	0XII0000243				
Bit31	Bit28	Bit27	Bit12	Bit11		Bit1	Bit0					
Version = 0000b (Revision A) = 0001b (Revision B)												
Part Number = 0000 0000 0000 0001b (C8051F220/1/6, C8051F230/1/6)												
Manufacturer ID = 0010 0100 001b (Cygnal Integrated Products)												

Figure 18.6. DEVICEID: JTAG Device ID Register

18.3. Debug Support

The MCU has on-chip JTAG and debug circuitry that provide *non-intrusive, full speed, in-circuit debug using the production part installed in the end application* using the four pin JTAG I/F. Cygnal's debug system supports inspection and modification of memory and registers, breakpoints, stack tracing, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain in sync) while emulating. The WDT is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F2xxDK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8061F206, C8051F220/1/6 and C8051F230/1/6. The kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. It has an RS-232 to JTAG interface module referred to as the EC. The kit also includes RS-232 and JTAG cables, and wall-mount power supply.





C8051F206 C8051F220/1/6 C8051F230/1/6

CYGNAL Integrated Products, Inc. 4301 Westbank Drive Suite B-100 Austin, TX 78746 512-327-7088 (fax) 512-327-7087 www.cygnal.com

CIP-51 is a trademark of Cygnal Integrated Products, Inc. MCS-51 are trademarks of Intel Corporation SPI is a trademark of Motorola, Inc.